Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1990-12-03
1992-09-15
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307481, 377 74, H03K 19096, H03K 1920
Patent
active
051480581
ABSTRACT:
A logic circuit includes pull-up and pull-down transistors and a capacitance, the principal conducting paths of the transistors and the capacitance being coupled in series between a first supply bus and a source of time varying potential. The pull-up transistor is coupled to the capacitance and the capacitance is coupled to the time varying potential. First and second logic signals are applied to the control electrodes of the first and second transistors respectively. The time varying potential is arranged to limit the charge passed by the pull-up transistor permitting use of a relatively small pull-down transistor. The time varying potential has an amplitude sufficiently large to tend to stress the pull-up transistor if such transistor is non conducting. A selectively conductive element (diode) is coupled between a point of clamping potential and the interconnection of the pull-up transistor and capacitance.
REFERENCES:
patent: 3521081 (1970-07-01), Vasseur et al.
patent: 3599010 (1971-08-01), Crawford
patent: 4651028 (1987-03-01), Mimoto
patent: 4954731 (1990-09-01), Dhong et al.
Herrmann Eric P.
Kurdyla Ronald H.
Roseen Richard
Thomson S.A.
Tripoli Joseph S.
LandOfFree
Logic circuits as for amorphous silicon self-scanned matrix arra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuits as for amorphous silicon self-scanned matrix arra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuits as for amorphous silicon self-scanned matrix arra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-738406