Logic circuit with MOSFETs arranged to reduce current flow

Details Logic circuit with MOSFETs arranged to reduce current flow Logic circuit with MOSFETs arranged to reduce current flow

1984-08-24

1986-11-04

Anagnos, Larry N.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307450, H03K 19017, H03K 19094, H03K 1920

Patent

active

046212078

ABSTRACT:
A logic circuit, comprising a plurality of driver MOSFETs and one load MOSFET, produces an output signal responsive to input signals. The driver MOSFETs are each controlled by an input signal and the load MOSFET is controlled by one of input signals to conduct at opposite times to the driver MOSFET controlled by the same input signal. Therefore, a logic circuit with low power consumption and a small area is provided.

REFERENCES:
patent: 3653034 (1972-03-01), Regitz
patent: 3769523 (1973-10-01), Suzuki
patent: 3863230 (1975-01-01), Regitz et al.
patent: 4404474 (1983-09-01), Dingwall
patent: 4424456 (1984-01-01), Shiraki et al.
Balasubramanian et al., "Two-Bit Partitioning Driver"; IBM-TDB; vol. 18, No. 9, pp. 2958-2959; 2/1976.

Affiliated with

Also associated with

Rating

Logic circuit with MOSFETs arranged to reduce current flow does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit with MOSFETs arranged to reduce current flow, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit with MOSFETs arranged to reduce current flow will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-698240