Logic circuit sythesizing method utilizing binary decision diagr

Details Logic circuit sythesizing method utilizing binary decision diagr Logic circuit sythesizing method utilizing binary decision diagr

1996-04-17

1998-01-27

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

057127921

ABSTRACT:
In order to effectively explore a binary decision diagram for synthesizing a logic circuit, a tentative circuit comprised of AND gates and OR gates is synthesized from a logic function. The number of gates in this circuit to which two input variables are simultaneously associated are counted and used as correlation between the two input variables. A correlation matrix for correlation among all of the input variables is generated. The input variables are sequentially grouped from a set of input variables with strongest correlation in the correlation matrix: These groups are registered into a correlation tree, and an intergroup correlation tree is produced. These groups are sequentially selected from a group with the least correlation, and the intragroup order of the selected group is changed from one to another. A binary decision diagram is explored which satisfies the most appropriate condition in that group (such as the minimum number of nodes, the minimum delay, and the minimum area). The above processes repeated for all groups. Each node of the binary decision diagram thus obtained is substituted by a selector and each selector circuit is substituted by a circuit of a transistor level.

REFERENCES:
patent: 4792909 (1988-12-01), Serlet
patent: 5243538 (1993-09-01), Okuzawa et al.
patent: 5331568 (1994-07-01), Pixley
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 5469367 (1995-11-01), Puri et al.
patent: 5493504 (1996-02-01), Minato
patent: 5513122 (1996-04-01), Cheng et al.
Information Processing Society of Japan, Journal of Information Processing, vol. 34, No. 5, May 1993, pp. 593-599.
Information Processing Society of Japan, Proceedings of 1994 Autumn National Conference, vol. A, p. 64.
Proceedings of IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 603-606.
IEEE Transactions on Computers, vol. C-35, No. 8, August, 1986, pp. 677-691.
Proceedings of the Information Processing Society 44th National Congress, pp. 6-143 to 6-144.

Affiliated with

Also associated with

Rating

Logic circuit sythesizing method utilizing binary decision diagr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Logic circuit sythesizing method utilizing binary decision diagr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit sythesizing method utilizing binary decision diagr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-347174