Boots – shoes – and leggings
Patent
1995-08-18
1998-02-24
Trans, Vincent N.
Boots, shoes, and leggings
364488, G06F 1750
Patent
active
057216908
ABSTRACT:
A method for a logic optimization in a logic synthesis comprises the following steps. Prior to an actual execution of a logic flattening process, a scale of unoptimized circuits is estimated assuming that the unoptimized circuits have already been subjected to the logical flattening. The unoptimized circuits are subjected to a two-level logic optimization only when an estimated scale of the unoptimized circuits exceeds a predetermined threshold value. Prior to an actual execution of a logic flattening process, a scale of the optimized circuits is estimated assuming that the optimized circuits have already been subjected to the logic flattening. The optimized circuits are subjected to the logic flattening if an estimated scale of the optimized circuits does not exceed the predetermined threshold value.
REFERENCES:
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5287289 (1994-02-01), Kageyama et al.
patent: 5436849 (1995-07-01), Drumm
patent: 5452227 (1995-09-01), Kelsey et al.
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 5473546 (1995-12-01), Filseth
patent: 5493504 (1996-02-01), Minato
patent: 5500808 (1996-03-01), Wang
patent: 5517132 (1996-05-01), Ohara
patent: 5537330 (1996-07-01), Damiano et al.
patent: 5572436 (1996-11-01), Dangelo et al.
"MIS: A Multiple-Level Logic Optimization System" by R. K. Brayton et al, IEEE Transactions On Computer-Aided Design, vol. CAD-6, No. 6, Nov. 1987, pp. 1062-1081.
NEC Corporation
Trans Vincent N.
LandOfFree
Logic circuit synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit synthesis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1878875