Boots – shoes – and leggings
Patent
1995-03-13
1998-04-28
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364489, 364491, G06F 1750
Patent
active
057453730
ABSTRACT:
A logic circuit generating method and apparatus generating logic circuits of a circuit system by minimizing the fan-out count of cells or cell macros constituting information specific to the circuit system. According to the method, a Boolean expression and the polarities of its input/output variables are input from a design master file of the apparatus. The Boolean expression is then transformed into a two-branch tree composed of nodes represented by the logical operators of that expression. In the two-branch tree, the nodes representing a parent and a child logical operator are converted into a single node, whereby a multiple-branch tree is generated. That is, a plurality of gates are connected to a single net, or signal line. A cell library is referenced so that cells are assigned initially to the multiple-branch tree thus obtained. The initial cell assignment is performed preferentially starting from the cell whose fan-out count is the largest. This is done to minimize the number of loads represented by the assigned cells (i.e., the number of cells connected to the output net). The number of gate stages is then evaluated. The stage count is minimized by reassigning the cells. Finally, the acquired gate logic is output to the design master file.
REFERENCES:
patent: 5005136 (1991-04-01), Van Berkel et al.
patent: 5229953 (1993-07-01), Isozaki et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5461574 (1995-10-01), Matsunaga et al.
patent: 5475605 (1995-12-01), Lin
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5493504 (1996-02-01), Minato
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5519628 (1996-05-01), Russell et al.
patent: 5541850 (1996-07-01), Vander Zanden et al.
Matsumoto Kazuhiko
Sakaki Hiromoto
Watai Hiroo
Yamaoka Akira
Hitachi , Ltd.
Teska Kevin J.
Walker Tyrone V.
LandOfFree
Logic circuit generating method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit generating method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit generating method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1539007