Cryptography – Particular algorithmic function encoding
Reexamination Certificate
2011-01-25
2011-01-25
Patel, Nirav (Department: 2435)
Cryptography
Particular algorithmic function encoding
C380S042000
Reexamination Certificate
active
07876893
ABSTRACT:
A logic circuit for calculating an encrypted dual-rail result operand from encrypted dual-rail input operands according to a combination rule includes inputs for receiving the input operands and an output for outputting the encrypted result operand. Each operand may comprise a first logic state or a second logic state. The logic circuit comprises a first logic stage connected between the inputs and an intermediate node and a second logic stage connected between the intermediate node and the output. The logic stages are formed to calculate the first or second logic state of the encrypted result operand from the input operands according to the combination rule and to maintain or change exactly once the logic state of the encrypted result operand, independently of an order of arrival of the encrypted input operands, depending on the combination rule, in order to impress the calculated first logic state or second logic state on the output.
REFERENCES:
patent: 6069497 (2000-05-01), Blomgren et al.
patent: 6107835 (2000-08-01), Blomgren et al.
patent: 6236240 (2001-05-01), Hill
patent: 6329846 (2001-12-01), Davies et al.
patent: 6765410 (2004-07-01), Meneghini
patent: 7071725 (2006-07-01), Fujisaki
patent: 7358769 (2008-04-01), Roemer et al.
patent: 7545933 (2009-06-01), Kunemund
patent: 7567668 (2009-07-01), Gammel et al.
patent: 7613763 (2009-11-01), Elbe et al.
patent: 7693930 (2010-04-01), Karaki
patent: 2002/0101262 (2002-08-01), Taki
patent: 2002/0169968 (2002-11-01), Gammel et al.
patent: 2003/0218475 (2003-11-01), Gammel
patent: 2007/0030031 (2007-02-01), Degrendel et al.
patent: 013 44 647 (1935-07-01), None
Thomas Popp, et al., “Masked Dual-Rail Pre-Charge Logic: DPA-Resistant Circuits without Routing Constraints,” Institute for Applied Information Processing and Communications, Austria, Aug. 31, 2005.
Stefan Mangard, et al., “Side Cannel Leakage of Masked CMOS Gates,” Institute for Applied Information Processing and Communications, Austria, Feb. 14, 2005.
Article by Elena Trichina, “Combinational Logic Design for AES Subbyte Transformation on Masked Data”, pp. 1-13 (Nov. 11, 2003) (no additional identifying information about this article is known to applicant at this time).
Degrendel Antoine
Kamp Winfried
Kodytek Thomas
Roth Manfred
Dickstein & Shapiro LLP
Infineon - Technologies AG
Patel Nirav
LandOfFree
Logic circuit and method for calculating an encrypted result... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic circuit and method for calculating an encrypted result..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic circuit and method for calculating an encrypted result... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2729342