Boots – shoes – and leggings
Patent
1985-07-02
1989-07-25
Harkcom, Gary V.
Boots, shoes, and leggings
G06F 700, G06F 1500
Patent
active
048520381
ABSTRACT:
A calculating apparatus receives four operands ("a, b, c and d") simultaneously. A first multiplier/divider performs the calculation of a*b or a.div.b and provides an output u. A second multiplier/divider performs the calculation of c*d or c.div.d and provides an output v. An adder/subtractor receives u and v and performed the calculation of u+v and u-v. A controller controls the operation of the first and second multiplier/divider to select the operation of multiplication or division.
REFERENCES:
patent: 3426184 (1969-02-01), Riseman
patent: 3436533 (1969-04-01), Moore et al.
patent: 3487364 (1969-12-01), Deeg
patent: 3601804 (1971-08-01), Wainwright
patent: 3845465 (1974-10-01), Hosick et al.
patent: 4075697 (1978-02-01), Ochiai et al.
patent: 4078250 (1978-03-01), Windsor et al.
patent: 4110737 (1978-08-01), Fahey
patent: 4158234 (1979-06-01), Grandchamp
patent: 4371927 (1983-02-01), Wilhite
patent: 4382179 (1983-05-01), Penton
patent: 4455602 (1984-06-01), Baxter, III et al.
patent: 4531124 (1985-07-01), Lassallette
patent: 4544944 (1985-10-01), Chin
patent: 4562460 (1985-12-01), Harwood
patent: 4584666 (1986-04-01), Zolnowsky et al.
patent: 4626825 (1986-12-01), Burleson et al.
patent: 4682302 (1987-06-01), Williams
patent: 4692889 (1987-09-01), McNeely
patent: 4734875 (1988-03-01), Florence et al.
Bechtolsheim et al., "A Parallel Search Table for Logarithmetic Arithmetic", Abstract, Lamda, Second Quarter, pp. 38-39, 1980.
Andres Bechtolsheim et al., "The Implementation of Addition in Logarithmic Arithmetic", Computer Systems Laboratory, Stanford University, 3/1/80, pp. 1-7.
Andres Bechtolsheim, "A Parallel Search Table for Logarithmic Arithmetic", Computer Systems Laboratory, Stanford University, 3/15/80, pp. 1-5.
Earl E. Swartzlander, Jr. et al., "Sign/Logarithm Arithmetic for FFT Implementation", IEEE, vol. C-32, No. 6, Jun. 1983, pp. 526-534.
N. G. Kingsbury et al., "Digital Filtering Using Logarithmic Arithmetric", Electron. Lett., 7:56-58, (1971), pp. 215-217.
Thomas A. Brubaker "Multiplication Using Logarithms Implemented with Read-Only Memory", IEEE, vol. C-24, No. 8, Aug. 1975, pp. 761-765.
Fred J. Taylor, "An Extended Precision Logarithmic Number System", IEEE, vol. ASSP. 31, No. 1, Feb. 1983, pp. 232-233.
Earl E. Swartzlander, Jr. et al., "The Sign/Logarithm Number System", IEEE, Dec. 1985, pp. 1238-1242.
Andres Bechtolsheim et al., "The Implementation of Logarithmic Arithmic".
Tonio Kurokawa et al., "Error Analysis of Recursive Digital Filters Implemented with Logarithmic Number Systems", IEEE, vol. ASSP-28, No. 6, Dec. 1980, pp. 706-715.
Albert D. Edgar et al., "Focus Microcomputer Number System", Communications of the ACM, vol. 22, No. 3, Mar. 1979, pp. 166-177.
Samuel C. Lee et al., "The Focus Number System", IEEE, vol. C-26, No. 11, Nov. 1977, pp. 1167-1170.
Computer System Architecture, 2nd ed., Englewood Cliffs, N.J., Prentice-Hall, 1982, pp. 290-318.
Int. J. Electronics, vol. 40, No. 4, 1976, pp. 357-364.
Burleson Wayne P.
Van Dyke Korbin S.
Wagner Lawrence F.
Harkcom Gary V.
Shaw Dale M.
VLSI Techology, Inc.
LandOfFree
Logarithmic calculating apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logarithmic calculating apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logarithmic calculating apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2363628