Lockless bandwidth management for multiprocessor networking...

Multiplex communications – Data flow congestion prevention or control – Control of data admission to the network

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S412000

Reexamination Certificate

active

07813277

ABSTRACT:
An example embodiment of the invention provides a process for lockless processing of hierarchical bandwidth partitions configurations in multiple processor architectures. In one embodiment, the process runs in an NPU's data plane and receives a packet for a partition from a child partition through a work queue. The process determines a suggested target bandwidth rate for the receiving partition's child partitions, based in part on a count of active child partitions, if a predefined time interval has passed. The process adopts a target bandwidth rate for the receiving partition suggested by the receiving partition's parent partition, if the receiving partition is not a root partition and the predefined time interval has passed. The process then transmits the packet to the receiving partition's parent partition through the work queue, if the receiving partition is not a root partition. Otherwise, the process transmits the packet to a port.

REFERENCES:
patent: 6182146 (2001-01-01), Graham-Cumming, Jr.
patent: 6493800 (2002-12-01), Blumrich
patent: 6621792 (2003-09-01), Petty
patent: 6639910 (2003-10-01), Provencher et al.
patent: 7028098 (2006-04-01), Mate et al.
patent: 7447872 (2008-11-01), Schroter et al.
patent: 2001/0055276 (2001-12-01), Rogers et al.
patent: 2002/0141425 (2002-10-01), Merani et al.
patent: 2002/0143939 (2002-10-01), Riddle et al.
patent: 2004/0218561 (2004-11-01), Obuchi et al.
patent: 2006/0056406 (2006-03-01), Bouchard et al.
patent: 2006/0059286 (2006-03-01), Bertone et al.
patent: 2006/0059316 (2006-03-01), Asher et al.
patent: 2006/0095741 (2006-05-01), Asher et al.
patent: 2006/0230167 (2006-10-01), Watanabe et al.
patent: 2007/0121499 (2007-05-01), Pal et al.
patent: 2008/0239956 (2008-10-01), Okholm et al.
patent: 2008/0316922 (2008-12-01), Riddle et al.
patent: 2009/0083517 (2009-03-01), Riddle
patent: 2009/0161547 (2009-06-01), Riddle
patent: 10-2001-0085057 (2001-09-01), None
patent: WO 00/60590 (2000-10-01), None
Riddle, “Office Action,” United States Patent and Trademark Office, U.S. Appl. No. 11/766,634, sent Jul. 8, 2009, 26 Pages.
PCT/US2008/058390, International Search Report, Oct. 30, 2008.
U.S. Appl. No. 10/158,768, filed May 30, 2002, Schroter, et al.
Lee, et. al., “NoBench: A Benchmark Suite for Control plane and Data Appications for Network Processors,” Proceedings of the 21stInternational Conference on Computer Design (ICCD '03) IEEE 2003.
Herbert Bros, et. al., “FFPF: Fairly Fast Packet Filters,” Vrije Universiteit Amsterdam, The Netherlands, dowloaded on Jun. 1, 2007.
White Paper, “Network Processor Designs for Next-Generation Networking Equipment,” EZchip Technologies, Dec. 27, 1999.
Lecture 14, G22.2243-001, “High Performance Computer Architecture,” Stream Processing Architectures, Dec. 7, 2004.
Herlihy, et. al., “Obstruction-Free Synchronization: Double-Ended Queues as an Example,” Brown University, downloaded on Jun. 1, 2007.
Barth, P., “Using Atomic Data Structures for Parallel Simulation.” CSAIL, Massachusetts Institute of Technology, Apr. 27, 1992.
RTC Magazine, “Communications Processors vs. Network Processors: Programmable Data Plane Approaches,” RTC Group, May 31, 2007.
Kumar, R., “Holistic Design for Multi-core Architectures,” thesis, Univeristy of California, San Diego, 2006.
De Bruijn, et. al., “Using Beltway Buffers for efficient and structure I/O,” Brije Universiteit Amsterdam, Technical Report IR-CS-028, Sep. 2006.
“Cavium OCTEON multi-core Network Service Processor,” Cavium Oocteon, Cavium Networks, downloaded May 31, 2007.
Nguyen, et. al., “Path Diversity and Bandwidth Allocation for Multimedia Streaming,” University of California, Berkeley, downloaded May 31, 2007.
“Introduction to Internet Quality of Service (QoS),” downloaded May 31, 2007.
Discolo, et. al., “Lock Free Data Structures using STM in Haskell,” Microsoft, downloaded Jun. 5, 2007.
Michael, et. al., “Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms,” University of Rochester, downloaded Jun. 1, 2007.
Feldman, M., “Getting Serious About Transactional Memory,” HPC Wire, Jan. 12, 2007.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Lockless bandwidth management for multiprocessor networking... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lockless bandwidth management for multiprocessor networking..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lockless bandwidth management for multiprocessor networking... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4154566

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.