Locking protocol for peripheral component interconnect utilizing

Details Locking protocol for peripheral component interconnect utilizing Locking protocol for peripheral component interconnect utilizing

1995-06-05

1999-03-23

Lee, Thomas C.

395288, 395290, 395726, 39520038, G06F 1314, G06F 1320

Patent

active

058871942

ABSTRACT:
A computer bus that enables bus mastering agents to send/receive a burst of data to/from a slave agent without determining in advance the number of data words to be transferred, or even the maximum number of data words that could be transferred. Either the master, the slave, or the bus arbiter can terminate the burst at any time with minimum overhead. Furthermore, either the master or the slave can throttle the speed of the data transfer by adding wait states. Distributed address decode is performed by each agent coupled to the bus. Each agent must claim a transaction directed toward it by the master. If no agent claims the transaction within a predetermined number of clock periods, a subtractive decode device may claim the transaction by default. The bus also includes a bus lock wherein each bus slave agent may be able to enter a locked state, and once in the locked state, reject all accesses except those initiated by the master agent that locked it. Signal line LOCK# is owned by only one master agent at a time. Although the LOCK# signal must be obtained by acquiring the bus while LOCK# is high, ownership of the line is maintained as long as LOCK# is held low. Therefore, a master agent can own the lock while another master uses the bus.

REFERENCES:
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4148011 (1979-04-01), McLagan et al.
patent: 4347567 (1982-08-01), DeTar, Jr. et al.
patent: 4410942 (1983-10-01), Milligan et al.
patent: 4467447 (1984-08-01), Takahashi et al.
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4706190 (1987-11-01), Bomba et al.
patent: 4716527 (1987-12-01), Graciotti
patent: 4719569 (1988-01-01), Ludemann et al.
patent: 4807178 (1989-02-01), Fujiwara et al.
patent: 4941083 (1990-07-01), Gillett, Jr. et al.
patent: 5117486 (1992-05-01), Clark et al.
patent: 5167022 (1992-11-01), Bahr et al.
patent: 5185865 (1993-02-01), Pugh
patent: 5224213 (1993-06-01), Dieffenderfer et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5274784 (1993-12-01), Arimilli et al.
patent: 5276818 (1994-01-01), Okazawa et al.
patent: 5280623 (1994-01-01), Sodos et al.
patent: 5333276 (1994-07-01), Solari
patent: 5430860 (1995-07-01), Capps, Jr. et al.
patent: 5434997 (1995-07-01), Landry et al.
patent: 5440754 (1995-08-01), Goeppel et al.
Digital Bus Handbook, Ed., Joseph D. Giacomo, 1990, USA pp. 2.1-3.30.

Affiliated with

Also associated with

Rating

Locking protocol for peripheral component interconnect utilizing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Locking protocol for peripheral component interconnect utilizing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locking protocol for peripheral component interconnect utilizing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2135996