Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-03-08
2011-03-08
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
Reexamination Certificate
active
07902890
ABSTRACT:
A locked loop circuit having a clock hold function. The locked loop circuit includes a select circuit, phase mixing circuit, hold signal generator and latch circuit. The select circuit selects one of a plurality of phase values in response to a select signal, and the phase mixing circuit generates a first clock signal having a phase angle according to the selected phase value. The hold signal generator asserts a hold signal in response to a transition of the select signal, and the latch circuit latches the state of the first clock signal in response to assertion of the hold signal.
REFERENCES:
patent: 4584695 (1986-04-01), Wong et al.
patent: 4627085 (1986-12-01), Yuen
patent: 4792750 (1988-12-01), Yan
patent: 5206881 (1993-04-01), Messenger
patent: 5260979 (1993-11-01), Parker et al.
patent: 5554945 (1996-09-01), Lee
patent: 5614855 (1997-03-01), Lee
patent: 5635995 (1997-06-01), Strolle
patent: 5684421 (1997-11-01), Chapman et al.
patent: 5731727 (1998-03-01), Iwamoto
patent: 5742798 (1998-04-01), Goldrian
patent: 5790609 (1998-08-01), Swoboda
patent: 5852378 (1998-12-01), Keeth
patent: 5880612 (1999-03-01), Kim
patent: 5883533 (1999-03-01), Matsuda
patent: 5889423 (1999-03-01), Trumpp
patent: 5892981 (1999-04-01), Wiggers
patent: 5920518 (1999-07-01), Harrison et al.
patent: 5940608 (1999-08-01), Manning
patent: 5940609 (1999-08-01), Harrison
patent: 5945862 (1999-08-01), Donnelly et al.
patent: 5945882 (1999-08-01), Nagano
patent: 5946244 (1999-08-01), Manning
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 5994938 (1999-11-01), Lesmeister
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6016282 (2000-01-01), Keeth
patent: 6026050 (2000-02-01), Baker et al.
patent: 6026051 (2000-02-01), Keeth et al.
patent: 6029250 (2000-02-01), Keeth
patent: 6029252 (2000-02-01), Manning
patent: 6031788 (2000-02-01), Bando
patent: 6043717 (2000-03-01), Kurd
patent: 6047346 (2000-04-01), Lau
patent: 6085284 (2000-07-01), Farmwald
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6101612 (2000-08-01), Jeddeloh
patent: 6104228 (2000-08-01), Lakshmikumar
patent: 6108795 (2000-08-01), Jeddeloh
patent: 6125157 (2000-09-01), Donnelly
patent: 6133773 (2000-10-01), Garlepp et al.
patent: 6144243 (2000-11-01), Vaisanen
patent: 6198356 (2001-03-01), Visocchi et al.
patent: 6204695 (2001-03-01), Alfke et al.
patent: 6205191 (2001-03-01), Portmann
patent: 6255912 (2001-07-01), Laub
patent: 6304116 (2001-10-01), Yoon
patent: 6321282 (2001-11-01), Horowitz
patent: 6373308 (2002-04-01), Nguyen
patent: 6429693 (2002-08-01), Staszewski et al.
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6469555 (2002-10-01), Lau
patent: 6470060 (2002-10-01), Harrison
patent: 6483360 (2002-11-01), Nakamura
patent: 6504438 (2003-01-01), Chang et al.
patent: 6566924 (2003-05-01), Lin et al.
patent: 6580305 (2003-06-01), Liu
patent: 6696875 (2004-02-01), Arkas et al.
patent: 6759881 (2004-07-01), Kizer
patent: 6784714 (2004-08-01), Nakamura
patent: 7069458 (2006-06-01), Sardi et al.
patent: 2001/0033630 (2001-10-01), Hassoun et al.
patent: 2002/0084867 (2002-07-01), Watanabe
patent: 2004/0166815 (2004-08-01), Maligeorgos et al.
patent: 2000035831 (2000-02-01), None
patent: WO 01/29680 (2001-04-01), None
patent: WO 01/29680 (2001-04-01), None
patent: WO 02/11355 (2002-02-01), None
Poulton, John, “Signaling in High Performance Memory Systems”, IEEE Solid State Circuits Conference, slides 1-59 on 30 pages (Feb. 1999).
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.
Sidiropoulos, Stefanos et al., “Circuit Design for a 2.2GB/s Memory Interface”, 2001 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp. 70-71.
Song, Bang-Sup et al, “NRZ Timing Recovery Technique for Band-Limited Channels,” IEEE Journal of Solid-State Circuits, vol. 32, No. 4, Apr. 1997, pp. 514-520.
Wei, Gu-Yeon et al, “A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation”, IEEE Journal of Solid State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1600-1609.
Notice of Opposition to a European Patent, European Patent Office, Application No./Patent No. 03745568.0-2206/1495544 entitled, “System With Phase Jumping Locked Loop Circuit,” Jun. 4, 2007.
Rambus Inc.
Tra Quan
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Locked loop circuit with clock hold function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Locked loop circuit with clock hold function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locked loop circuit with clock hold function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676867