Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1985-10-21
1987-06-23
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307516, 328110, 328117, 328134, 331 25, 331DIG2, H03L 706
Patent
active
046755586
ABSTRACT:
A lock detector (12) used in conjunction with a bit synchronizer (14) for determining when a random binary input signal (2) is in lock with a clock (7) generated by the bit synchronizer (14). A window comparator (3, 5; or 23, 25, 27) determines whether the amplitude of the input signal (2) is within or without an amplitude window, and generates a signal (33) as a result of said determination. This signal (33) is sampled at periodic sampling points (X, Y). The set of X sampling points and set of Y sampling points are interleaved and usually separated by half a bit period. The X samples and Y samples are averaged and compared. Means (19) are provided for declaring a lock condition when the X average exceeds the Y average by a preselected threshold (V.sub.REF), which occurs when the X points are positioned near mid-points of data bits (35) and the Y points are positioned near data transitions (39). The circuit (12) will not lock on false sidebands and can operate at very low signal-to-noise ratios.
REFERENCES:
patent: 3456196 (1969-07-01), Schneider
patent: 3982190 (1976-09-01), Schaefer
patent: 4000476 (1976-12-01), Walker et al.
patent: 4077016 (1978-02-01), Sanders et al.
patent: 4100503 (1978-07-01), Lindsey et al.
patent: 4287480 (1981-09-01), Swift et al.
patent: 4316154 (1982-02-01), Krause
patent: 4362394 (1982-12-01), Menlove
patent: 4375693 (1983-03-01), Kuhn
patent: 4375694 (1983-03-01), Kuhn
patent: 4423390 (1983-12-01), Waters
patent: 4488120 (1984-12-01), Carsten
Keller et al., "Digital Lock Detector for Phase-Locked Loop Circuit", IBM Technical Disclosure Bulletin, vol. 26, No. 7A, Dec. 1983.
Halloran Timothy P.
Serrone Michael J.
Wagner Gary L.
Ford Aerospace & Communications Corporation
Heyman John S.
Radlo Edward J.
Zerschling Keith L.
LandOfFree
Lock detector for bit synchronizer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lock detector for bit synchronizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lock detector for bit synchronizer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-723532