Lock arrangement for a calibrated DLL in DDR SDRAM applications

Details Lock arrangement for a calibrated DLL in DDR SDRAM applications Lock arrangement for a calibrated DLL in DDR SDRAM applications

1998-06-24

2000-03-28

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327159, H04L 702

Patent

active

060436948

ABSTRACT:
A calibrated Delay Locked Loop (DLL) arrangement synchronizes an output data signal thereof to an input clock signal. A delay line receives the input clock signal and generates a clock output signal having a selective delay. A gating circuit receives the clock output signal and separately generates an imitation data signal that corresponds to the clock output signal, and latches an input data signal with the output clock signal to generate an output data signal. The gating circuit is also responsive to a switching control signal having a first logical value for providing only the output data signal to an output thereof, and to the switching control signal having a second logical value for providing only the imitation data signal to an output thereof. A driver receives the gating circuit output signal and provides this signal as the calibrated DLL arrangement output data signal. A phase comparator in a feedback loop from the output of the driver is responsive to the switching control signal having the second logical value for comparing the input clock signal and the imitation data signal appearing at the driver output, and for causing the delay line to selectively synchronize the imitation data signal to the input clock signal. A switching control signal having the first logical value idles the phase comparator and maintains a latest delay introduced by the delay line.

REFERENCES:
patent: 4386323 (1983-05-01), Jansen
patent: 4453259 (1984-06-01), Miller
patent: 4795985 (1989-01-01), Gailbreath, Jr.
patent: 5105108 (1992-04-01), Ngo
patent: 5164677 (1992-11-01), Hawkins et al.
patent: 5192886 (1993-03-01), Wetlaufer
patent: 5355037 (1994-10-01), Andersen et al.
patent: 5457718 (1995-10-01), Anderson et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5463655 (1995-10-01), Llewellyn
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5663665 (1997-09-01), Wang et al.
patent: 5771264 (1998-06-01), Lane

Affiliated with

Also associated with

Rating

Lock arrangement for a calibrated DLL in DDR SDRAM applications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Lock arrangement for a calibrated DLL in DDR SDRAM applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lock arrangement for a calibrated DLL in DDR SDRAM applications will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1329252