Local tristate control circuit

Details Local tristate control circuit Local tristate control circuit

1991-09-20

1992-08-04

Westin, Edward P.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307465, 307473, 307270, H03K 1716, H03K 19173

Patent

active

051361850

ABSTRACT:
This invention improves and simplifies prior art systems for automatic test generation methodologies. In this invention, combinational logic is used to prevent opposing tristate bus drivers from simultaneously providing a logic signal on a common bus during testing of an integrated circuit. The combinational logic also ensures that at most one tristate buffer is enabled at all times during testing to ensure the common bus is at either a full logical 1, logical 0, or non-driven state. By preventing opposing drive signals being applied to the common bus and thus ensuring the bus is at a full logical 1 or logical 0 state when driven, automatic test generation programs can accurately generate test vectors for the integrated circuit.

REFERENCES:
patent: 4587445 (1986-05-01), Kanuma
patent: 4691161 (1987-09-01), Kant et al.
patent: 4920515 (1990-04-01), Obata
patent: 5023485 (1991-06-01), Sweeney

Affiliated with

Also associated with

Rating

Local tristate control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local tristate control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local tristate control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-780373