Local power failure detection and clock disabling circuit

Details Local power failure detection and clock disabling circuit Local power failure detection and clock disabling circuit

1997-02-13

1998-11-03

Gaffin, Jeffrey

Electricity: electrical systems and devices

Safety and protection of systems and devices

With specific quantity comparison means

301 65, 307 39, H02H 318

Patent

active

058318054

ABSTRACT:
A local power failure detection and clock disabling circuit operates within a node coupled to a bus structure. The node includes multiple ports and physical connections for supporting multiple applications. Each physical connection serves as a bus transceiver for receiving and transmitting communications over the bus structure. The node includes a local power supply and a clock signal which is provided to each of the physical connections within the node. A detection circuit is coupled to the local power supply for detecting whether or not a sufficient level of power is being supplied from the local power supply. The clock signal is always provided to a master physical connection within the node, which is responsible for repeating communications across the bus structure. The master physical connection draws power from the backup power supply source when the local power supply is not supplying a sufficient level of power. When the detection circuit has detected that the local power supply is not supplying a sufficient level of power, the clock signal is disabled to all of the physical connections within the node, except the master physical connection, in order to minimize power consumption of the node. The local applications coupled to the node are also disabled when a sufficient level of power is not supplied from the local power supply. When the detection circuit detects that the local power supply is again supplying power at a sufficient level, the clock signal is reenabled to all of the physical connections within the node and the local applications are also reenabled.

REFERENCES:
patent: 4005409 (1977-01-01), Feuer
patent: 4593349 (1986-06-01), Chase et al.
patent: 4980836 (1990-12-01), Carter et al.
patent: 5422915 (1995-06-01), Byers et al.
patent: 5493657 (1996-02-01), Van Brunt et al.
patent: 5668948 (1997-09-01), Belknap et al.

Affiliated with

Also associated with

Rating

Local power failure detection and clock disabling circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local power failure detection and clock disabling circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local power failure detection and clock disabling circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-696490