Fishing – trapping – and vermin destroying
Patent
1993-09-27
1994-11-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 38, 437 72, 437231, H01L 2176
Patent
active
053669258
ABSTRACT:
A first thin silicon oxide layer is formed the surface of a silicon substrate. A silicon nitride layer is deposited overlying said first thin silicon oxide layer. Portions of the silicon nitride layer and the first thin silicon oxide layer not covered by a mask pattern are etched through to the silicon substrate to provide a plurality of wide and narrow openings exposing portions of the silicon substrate that will form the device isolation regions. A layer of aluminum is deposited overlying the patterned nitride and first thin silicon oxide layers. A first layer of silicon oxide is deposited overlying the aluminum layer. The substrate is annealed whereby the aluminum layer reacts with the exposed portions of the silicon substrate within the openings to form an aluminum-silicon alloy wherein the alloy forms trenches into the surface of said substrate. The silicon oxide layer and the aluminum and aluminum-silicon alloy layers are removed leaving trenches in the substrate where device isolation regions are to be formed. A second thin layer of silicon oxide is grown over the surfaces of the nitride layer and conformally within the trenches. Channel-stops are selectively ion implanted through the openings into the substrate underneath the trenches. There are many methods to fill in the trenches such as photoresist etchback, BPSG reflow, chemical mechanical polishing, spin-on-glass planarization, etc., to complete the device isolation of the integrated circuit.
REFERENCES:
patent: 4211582 (1980-07-01), Horng et al.
patent: 4656497 (1987-04-01), Rogers et al.
patent: 4836885 (1989-06-01), Breiten et al.
patent: 4868136 (1989-09-01), Ravaglia
patent: 4876216 (1989-10-01), Tobias et al.
patent: 4937202 (1990-06-01), Maas
patent: 4988639 (1991-01-01), Aomura
patent: 5017999 (1991-05-01), Roisen et al.
patent: 5096848 (1992-03-01), Kawamura
patent: 5108946 (1992-04-01), Zdebel et al.
patent: 5130268 (1992-07-01), Liou et al.
patent: 5141888 (1992-08-01), Kawaji et al.
VLSI Technology, International Edition, by S. M. Sze, McGraw Hill Book Co., pp. 473-474 and 476-477, 1987
"Formation of Silicon Nitride at a Si-SiO.sub.2 Interface During Local Oxidation of Silicon & During Heat-Treatment of Oxidized Silicon in NH.sub.2 Gas" by E. Kooi, J. G. van Lierop and J. A. Appels, J. Electrochem Soc., Solid-State Science and Technology, Jul. 1976, pp. 1117-1120.
Lur Water
Tzou Shim F.
Wu Jiunn Y.
Chaudhari Chandra
Hearn Brian E.
Saile George D.
United Microelectronics Corporation
LandOfFree
Local oxidation of silicon by using aluminum spiking technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local oxidation of silicon by using aluminum spiking technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local oxidation of silicon by using aluminum spiking technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1991248