Local interconnect etch characterization using AFM

Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S723000, C438S724000

Reexamination Certificate

active

06207575

ABSTRACT:

TECHNICAL FIELD
The present invention generally relates to a method of processing a semiconductor including characterizing a local interconnect etch using an atomic force microscope (AFM). In particular, the present invention relates to a method of characterizing a local interconnect etch using an atomic force microscope which can generate a side wall surface profile of the etched area.
BACKGROUND OF THE INVENTION
There is a continuing trend to increase the number and speed of circuits on integrated circuit (IC) chips. As a result of this drive toward ultra large scale integration, the size of various features decreases thereby increasing the number of devices on a chip. In order to take advantage of a large number of devices and form them into a large number of circuits, it is necessary to interconnect various zones, regions, connections and electrodes on the semiconductor substrate. For example, it is often necessary to connect selectively gate electrodes to source/drain diffusions, gate electrodes together and source/drain regions together. Local interconnects provide electrical connections in these instances.
A local interconnect providing an electrical connection between a source/drain region and gate electrode is desirable because it improves circuit density. Such a local interconnect is also desirable because it increases flexibility in circuit design. However, there are problems associated with forming such a local interconnect.
For instance, during the oxide etch process, it is desired to etch a portion of an oxide layer thereby exposing an etch stop layer, typically a nitride layer deposited over the entire device. But the etching rate of nitride at a poly gate corner is markedly faster than the etching rate of nitride at the flat area. Consequently, the oxide etch process may undesirably etch the nitride layer at the poly gate corner leading to the exposure of the oxide spacer. Once the oxide spacer is exposed, the oxide etch process quickly removes the oxide spacer and in some instances a portion of an underlying oxide isolation region. This phenomenon is termed trenching and is illustrated in FIG.
1
. The trenching phenomenon is a problem because it causes device failure.
Referring to
FIG. 1
, there is a wafer substrate
10
with at least one device
12
, such as field effect transistor. Shown is poly gate
14
on the substrate
10
and a titanium silicide layer
16
over the poly gate
14
. Also shown are oxide spacers
18
adjacent the poly gate
14
, nitride etch stop layer
20
and oxide layer
22
, which is etched away by an oxide etching process.
FIG. 1
shows the unintended etching of the nitride etch stop layer
20
which leads to the undesirable formation of a trench
24
. The trench
24
is characteristic of the problematic trenching phenomenon. At the poly gate corner
26
, the etching rate of nitride layer
20
is faster than the etching rate of nitride at the flat area
28
.
In order to prevent etching of the nitride etch stop layer and the consequent trenching phenomenon, testing procedures have been developed to monitor the progress of etch oxide process. Current testing procedures include destructive testing that involves dissecting the IC or subjecting the IC to excessive conditions to induce failure. Dissection and maximum tolerance testing are beneficial because they offer critical information about the internal construction, durability and projected lifespan of the IC. Additionally, due to the geometrical constraints of the etched local interconnect structure, destructive tests are required to measure the nitride etch stop layer at the poly gate corner.
Present destructive tests include dissecting a IC and viewing it with a scanning electron microscope (SEM), scanning tunneling microscope (STM) or similar apparatus. Moreover, there are destructive tests for determining maximum thermal stress and voltage breakdown of a IC. The thermal stress test is destructive because it measures maximum thermal stress until the IC fails. The voltage breakdown test is destructive because it measures input voltage until the IC dielectric breaks down and the IC short circuits.
In traditional IC manufacturing, when a fabrication run is made, several thousand or more ICs are produced. From that fabrication run, many ICs are sampled out from the production and identified for destructive testing. The destructive test examples given above are typical of the tests performed. The rationale is that a statistical sample will demonstrate characteristics analogous to each of the ICs produced in the fabrication run. Destructive testing, however, can only provide information about the devices actually tested. Thus, devices in the same fabrication run are assumed to be analogous to the sampled IC.
A drawback to present testing techniques is that testing is mostly performed after the IC fabrication is complete. This may result in unnecessarily finishing an IC that exhibits trenching characteristics. Destructive testing is also expensive. Moreover, in light of the trend from 200 mm wafers towards the use of 300 mm wafers, destructive testing is even more expensive.
What is needed is a nondestructive method of inspecting ICs during fabrication processing. By inspecting the wafers during intermediate IC fabrication steps, useful information can be obtained about the evolving wafer, and in particular the local interconnect etch process. Further, if these techniques are nondestructive, substantially more wafers or even every wafer can be tested and those meeting test criteria can be sent on for further fabrication while those not meeting test criteria can be either discarded or sent back for remedial action. In addition, the local interconnect etch process for subsequent wafers can be adjusted to avoid the problems identified by the testing of earlier processed wafers. An in-line nondestructive test directly promotes higher IC yield and longer IC life.
SUMMARY OF THE INVENTION
In one embodiment, the present invention relates to a method of processing a wafer including characterizing a local interconnect etch, involving the steps of etching a portion of a wafer comprising at least one device thereon to form a local interconnect etched portion on the wafer, scanning the local interconnect etched portion of the wafer with an atomic force microscope, generating surface profile data of the local interconnect etched portion from the atomic force microscope, and characterizing the surface profile data.
In another embodiment, the present invention relates to a method of determining whether or not a trenching phenomenon exists after performing a local interconnect etch, involving the steps of scanning a local interconnect etched portion of a wafer with an atomic force microscope having a flared probing tip, generating surface profile data of the local interconnect etched portion from the atomic force microscope, and assessing whether the surface profile data indicates that the trenching phenomenon exists within the local interconnect etched portion.
In yet another embodiment, the present invention relates to a method of determining a value of poly gate corner selectivity after performing a local interconnect oxide etch and nitride etch on a wafer, involving the steps of scanning a local interconnect etched portion of the wafer with an atomic force microscope having a flared probing tip, generating surface profile data of the local interconnect etched portion from the atomic force microscope, and calculating the value of corner selectivity S based on certain equations.
As a result of the present invention, an in-line, nondestructive inspection method applicable for a local interconnect etch process is provided. The present invention reduces process development and manufacturing control costs while increasing the accuracy and the amount of etch process data. Notably, the present invention can provide data relative to poly gate spacer depth and width after a local interconnect etch process. This information is a quantitative measurement of the local interconnect etch selectivity at one of t

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Local interconnect etch characterization using AFM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local interconnect etch characterization using AFM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local interconnect etch characterization using AFM will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2443336

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.