Local display bus architecture and communications method for Ras

Communications: electrical – Land vehicle alarms or indicators – Internal alarm or indicator responsive to a condition of the...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340799, 395143, G09G 536

Patent

active

051855992

ABSTRACT:
A high performance graphics display system for use as an engineering workstation includes a compact method of generating vectors and transmitting addresses for same from a picture processor to frame buffer control circuitry for writing or reading pixel values along the vector in the frame buffer. The system uses a multiplexed address/data bus. Off-screen memory in communication with the picture processor is used to store pixel data read along vectors in the frame buffer preceding writing a vector so that the original data can be restored when the written vector is moved or removed. Vectors are encoded by the picture processor as a first word containing the address of the beginning point of the vector and major axis and X and Y direction bits to indicate the vector's direction. A second word includes a minor axis bit, indicating whether the next pixel to be written or read is on or off the major axis, in the direction indicated for such axis in the first word. The first word also includes a hesitate bit indicating whether the first pixel of a vector is to be written or read. The system is configured in pipe stages with a FIFO at each stage controlled by a hold signal that is pipelined from downstream stages in a direction opposite the pipelined data flow.

REFERENCES:
patent: 4197590 (1980-04-01), Sukonick et al.
patent: 4394774 (1983-07-01), Widergren et al.
patent: 4490848 (1988-12-01), Beall et al.
patent: 4514826 (1985-04-01), Iwata et al.
patent: 4550437 (1985-10-01), Kobayashi et al.
patent: 4555775 (1985-11-01), Pike
patent: 4586037 (1986-04-01), Rosener et al.
patent: 4620288 (1986-10-01), Welmers
patent: 4658247 (1987-04-01), Gharachorloo
patent: 4674032 (1987-06-01), Michaelson
patent: 4816814 (1989-03-01), Lumelsky
IBM Technical Disclosure Bulletin, "Graphic Bit-BLT Copy Under Mask", vol. 28 No. 6, Nov. 1985.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Local display bus architecture and communications method for Ras does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local display bus architecture and communications method for Ras, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local display bus architecture and communications method for Ras will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-327682

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.