Local clock generator

Details Local clock generator Local clock generator

1999-03-18

2000-12-05

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

327156, 327105, H03L 708

Patent

active

061572322

ABSTRACT:
A local clock system for generating a local clock signal whose frequency and phase are synchronized to the frequency and phase of an external input clock reference signal, wherein the output local clock signal is a non-integer multiple of the input clock reference signal. A numerically controlled generator generates the clock output signal, and the frequency and phase thereof are controlled by a digital tuning word input thereto. An input frequency divider divides the input clock reference signal by a first constant k.sub.11 or a second constant k.sub.22, and an output frequency divider for dividing the output signal by a first constant k.sub.11 or a second constant k.sub.21. A relay-phase detector receives output signals from the input frequency divider and the output frequency divider, and produces a 0 or a 1 output, which controls the input frequency divider to divide by k.sub.12 or k.sub.22 and controls the output frequency divider to divide by k.sub.11 or k.sub.21, causing the input frequency divider and the output frequency divider to shift from one set of constants k.sub.12 and k.sub.11 to the second set of constants k.sub.22 and k.sub.21 upon a change in state of the output signal of the relay-phase detector. A phase accumulator is coupled to the output of the relay-phase detector, for detecting the accumulated phase output of the relay-phase detector, and the output thereof controls the numerically controlled signal generator.

REFERENCES:
patent: 4458329 (1984-07-01), Remy
patent: 5256980 (1993-10-01), Itri
patent: 5406592 (1995-04-01), Baumert
patent: 5473274 (1995-12-01), Reilly et al.
patent: 5495206 (1996-02-01), Hietala
patent: 5572167 (1996-11-01), Alder et al.
patent: 5602884 (1997-02-01), Wieczorkiewicz et al.
patent: 5663687 (1997-09-01), Kozu
patent: 5705945 (1998-01-01), Wee
patent: 5754437 (1998-05-01), Blazo
patent: 5754598 (1998-05-01), Barret, Jr. et al.
patent: 5774022 (1998-06-01), Griffin et al.
Hagiwara et al. "DSP Type First-Order Digital Phase Locked Loop Using Linear Phase Detector", pp. 646-652, 1985.
Hagiwara, et al., "DSP Type First-Order Digital Phase Locked Loop Using Linear Phase Detector", pp. 646-653.
Y.V. Zil'berg, et al., "A Precision Digital Phase Discriminator for a Digital Network Synchonization System", 1992 Scripta Technica, Inc., originally published by Elektrosvyaz', No. 10, 1991, pp. 37-43.

Affiliated with

Also associated with

Rating

Local clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Local clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-965102