Electrical computers and digital processing systems: processing – Instruction decoding
Reexamination Certificate
2006-09-26
2006-09-26
Eng, David Y. (Department: 2155)
Electrical computers and digital processing systems: processing
Instruction decoding
C711S209000
Reexamination Certificate
active
07114056
ABSTRACT:
A Very Long Instruction Word (VLIW) processor having a plurality of functional units includes a multi-ported register file that is divided into a plurality of separate register file segments, each of the register file segments being associated to one of the plurality of functional units. The register file segments are partitioned into local registers and global registers. The global registers are read and written by all functional units. The local registers are read and written only by a functional unit associated with a particular register file segment. The local registers and global registers are addressed using register addresses in an address space that is separately defined for a register file segment/functional unit pair. The global registers are addressed within a selected global register range using the same register addresses for the plurality of register file segment/functional unit pairs. The local registers in a register file segment are addressed using register addresses in a local register range outside the global register range that are assigned within a single register file segment/functional unit pair. Register addresses in the local register range are the same for the plurality of register file segment/functional unit pairs and address registers locally within a register file segment/functional unit pair.
REFERENCES:
patent: 3391615 (1968-07-01), Lepisto
patent: 3833904 (1974-09-01), Gebhardt
patent: 4155119 (1979-05-01), DeWard
patent: 4228497 (1980-10-01), Gupta
patent: 4280177 (1981-07-01), Schorr
patent: 4502111 (1985-02-01), Riffe
patent: 4969091 (1990-11-01), Muller et al.
patent: 4980819 (1990-12-01), Cushing et al.
patent: 5111431 (1992-05-01), Garde
patent: 5155824 (1992-10-01), Edenfield
patent: 5179681 (1993-01-01), Jensen
patent: 5179702 (1993-01-01), Spix et al.
patent: 5185872 (1993-02-01), Arnold et al.
patent: 5187791 (1993-02-01), Baum
patent: 5197130 (1993-03-01), Chen
patent: 5222240 (1993-06-01), Patel
patent: 5268995 (1993-12-01), Diefendorff
patent: 5301340 (1994-04-01), Cook
patent: 5367651 (1994-11-01), Smith et al.
patent: 5388235 (1995-02-01), Ikenaga et al.
patent: 5440714 (1995-08-01), Wang
patent: 5448746 (1995-09-01), Eickemeyer
patent: 5463748 (1995-10-01), Schwendinger
patent: 5467476 (1995-11-01), Kawasaki
patent: 5524263 (1996-06-01), Griffith
patent: 5530817 (1996-06-01), Masubuchi
patent: 5537561 (1996-07-01), Nakajima
patent: 5542059 (1996-07-01), Blomgren
patent: 5574939 (1996-11-01), Keckler
patent: 5577200 (1996-11-01), Abramson
patent: 5581718 (1996-12-01), Grochowski
patent: 5592679 (1997-01-01), Yung
patent: 5596735 (1997-01-01), Hervin et al.
patent: 5598544 (1997-01-01), Ohshima
patent: 5642325 (1997-06-01), Ang
patent: 5657291 (1997-08-01), Podlesny et al.
patent: 5664154 (1997-09-01), Purcell
patent: 5689674 (1997-11-01), Griffith
patent: 5699551 (1997-12-01), Taylor
patent: 5713039 (1998-01-01), Tran
patent: 5721868 (1998-02-01), Yung et al.
patent: 5724422 (1998-03-01), Shang
patent: 5742557 (1998-04-01), Gibbins
patent: 5742782 (1998-04-01), Ito
patent: 5761470 (1998-06-01), Yoshida
patent: 5761475 (1998-06-01), Yung et al.
patent: 5764943 (1998-06-01), Wechsler
patent: 5778243 (1998-07-01), Aipperspach
patent: 5778248 (1998-07-01), Leung
patent: 5784630 (1998-07-01), Saito
patent: 5790826 (1998-08-01), Thusoo
patent: 5801547 (1998-09-01), Kean
patent: 5822341 (1998-10-01), Winterrowd
patent: 5835793 (1998-11-01), Li
patent: 5860113 (1999-01-01), Tung
patent: 5872963 (1999-02-01), Bitar
patent: 5881260 (1999-03-01), Raje
patent: 5890000 (1999-03-01), Aizikowitz et al.
patent: 5901301 (1999-05-01), Matsuo
patent: 5911149 (1999-06-01), Luan et al.
patent: 5925123 (1999-07-01), Tremblay
patent: 5946262 (1999-08-01), Randolph
patent: 5951674 (1999-09-01), Morocho
patent: 5959931 (1999-09-01), Ueda
patent: 5974538 (1999-10-01), Wilmont, II
patent: 5982699 (1999-11-01), Dilbeck
patent: 5983340 (1999-11-01), Garey
patent: 6009510 (1999-12-01), Henry
patent: 6023757 (2000-02-01), Nishimoto et al.
patent: 6055606 (2000-04-01), Sharma
patent: 6055620 (2000-04-01), Paver
patent: 6076159 (2000-06-01), Fleck et al.
patent: 6078544 (2000-06-01), Park
patent: 6085289 (2000-07-01), Tactchen
patent: 6092175 (2000-07-01), Levy
patent: 6122218 (2000-09-01), Kang
patent: 6144609 (2000-11-01), Lattimore
patent: 6212544 (2001-04-01), Borkenhagen
patent: 6249167 (2001-06-01), Oguchi
patent: 6311261 (2001-10-01), Chamdani
patent: 6463527 (2002-10-01), Vishkin
patent: 0213843 (1987-03-01), None
patent: 0272150 (1988-06-01), None
patent: 0380854 (1989-09-01), None
patent: 0483967 (1992-05-01), None
patent: 0520425 (1992-12-01), None
patent: 0520788 (1992-12-01), None
patent: 0 588 341 (1994-03-01), None
patent: 0679992 (1994-04-01), None
patent: 649085 (1995-04-01), None
patent: 0653706 (1995-05-01), None
patent: 0 676 691 (1995-10-01), None
patent: 0718758 (1995-11-01), None
patent: 0718758 (1996-06-01), None
patent: 0730223 (1996-09-01), None
patent: 0 767 425 (1997-04-01), None
patent: 0836137 (1998-04-01), None
patent: 0962856 (1999-12-01), None
patent: WO096/27833 (1996-12-01), None
patent: WO97/08608 (1997-03-01), None
patent: WO 98/06042 (1998-02-01), None
IBM Technical Disclosure Bulletin, “Improved Misaligned Cache Access Using Dual Ports”, vol. 39, No. 8, pp. 64-70, Aug. 1996.
IBM Technical Disclosure Bulletin, “Improved Misaligned Cache Access UsingShadow Bits”, vol. 39, No. 8, pp. 53-54, Aug. 1996.
IBM Technical Disclosure Bulletin, High Performance Variable-Length Macro Instruction Decode Buffer, vol. 35, No. 1B, pp. 365-366, Jun. 1992.
“Technique for Reducing the Number of Registers Saved at a Context Swap” IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 234-235, XP000123918, US, IBM Corp. New York ISSN: 0018-8689.
“Technique to Improve Context Switching Performance in a CPU” IBM Technical Disclosure Bulletin, vol. 33, No. 3B, Aug. 1990, pp. 472-473, XP000124425, US, IBM Corp. New York ISSN: 0018-8689.
“‘Allocated Bits’ for Machines with Vector Registers” IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 310-314, XP000123953, US, IBM Corp. New York ISSN: 0018-8689.
S.W. Keckler and W.J. Dally “Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism”, Proceedings of the Annula International Symposium on Computer Aritecture, US, New York, IEEE, vol. SYMP. 19,1992, pp. 202-213, XP000325804, ISBN: 0-89791-510-6.
M. Fillo et al. “The M-Machine Multicomputer,” Proceedings of the Annual International Symposium on Microarchitecture, U.S., Los Alamitos, IEEE Comp. Soc. Press, vol. SYMP. 28, 1995, pp. 146-156, XP000585356 ISBN: 0-8186-7349-4.
M. Berekovic et al.: “Hardware Realization of a Java Virtual Machine For High Performance Multimedia Applications;” 1997 IEEE Workshop on Signal Processing Systems. SIPS 97 Design and Implementation Formerly VLSI Signal Processing, pp. 479-488, XP002139288, 1997, New York, NY, USA, IEEE, USA ISBN 0-7803-3806-5.
D.D. Gajski and B.R. Tulpule “High-Speed Masking Rotator”, Digital Processes vol. 4, Jan. 1, 1978, pp. 67-87.
Kazuaki Murakami et al: “SIMO (Single Instruction stream/Mulitple instruction Pipelining): A Novel High-Speed Single-Processor Architecture” Computer Architecture News, US, Association for Computing Machinery, New Yor, vol. 17, No. 3, Jun. 1, 1989, pp. 78-85, XP000035921.
Steven st al.: “iHARP: a multiple instruction issue processor” IEE Proceedings E. Computers & Digitalk Techniques., vol. 139, No. 5, Sep. 1992, pp. 439-449, XP000319892, Institution of Electrical Engineers, Stevanage., GB ISSN: 1350-2387.
A. Wolfe et al: “A Variable Instruction Stream Extension to the VLIW Architecture” Computer Architecture News, US, Association for Computing Machinery, New York, vol. 19, No. 2, Apr. 1, 1991, pp. 2/14, XP00203245 ISSN: 0163-5964.
Glossner and Vassiliadis: “The DELFT-JAVA Engine: An Introduction” 3rdInternational Eur
Joy William
Tremblay Marc
Eng David Y.
Sun Microsystems Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Local and global register partitioning in a VLIW processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Local and global register partitioning in a VLIW processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Local and global register partitioning in a VLIW processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3615817