Loading data plane on reconfigurable chip

Details Loading data plane on reconfigurable chip Loading data plane on reconfigurable chip

2001-01-10

2002-05-21

Nelms, David (Department: 2818)

Static information storage and retrieval

Interconnection arrangements

C365S189120, C365S240000

Reexamination Certificate

active

06392912

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to devices used on reconfigurable chips for loading data or configuration. Reconfigurable chips typically load data and configuration from an off-chip memory. Especially when reconfigurable chips are used for reconfigurable computing, the loading of the data and configuration from the off-chip memory can take a significant amount of time, slowing the operation of the reconfigurable chip.
It is desired to have an improved loading plane for use on a reconfigurable chip.
SUMMARY OF THE PRESENT INVENTION
One embodiment of the present invention comprises a loading plane which includes a number of background bit storage units associated with foreground bit storage units. At least one of the background units receives a data bit from off-chip memory. This unit can selectively supply the background data bit to a foreground unit. Additionally, at least one additional background unit receives a data bit from an on-chip source, the additional background unit also adapted to selectively supply the background data bit to the foreground unit.
In this way, both data from off-chip and data derived on-chip can be provided to the foreground unit. In a preferred embodiment, the above units are combined into a register block. This register block is preferably within a data path unit. By having background units, the system can operate on the current data loaded in the foreground, while still loading data for the next operation into the background. By having an additional background unit able to load from on-chip, additional flexibility is gained in the operation of the reconfigurable chip.


REFERENCES:
patent: 5781492 (1998-07-01), Gittinger et al.
patent: 5805834 (1998-09-01), McKinley et al.
patent: 6288566 (2001-09-01), Hanrahan et al.

Affiliated with

Also associated with

Rating

Loading data plane on reconfigurable chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Loading data plane on reconfigurable chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Loading data plane on reconfigurable chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2872906