Load store queue applied to processor

Multiplex communications – Pathfinding or routing – Through a circuit switch

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S225000

Reexamination Certificate

active

07058049

ABSTRACT:
An in-order state queue holds store tags as in-order information about store instructions. A temporal store cache, which uses store addresses as indexes, holds store tags and store values. A first retrieving unit retrieves store tags preceding a load tag. A second retrieving unit compares the store tag read from the temporal store cache according to the address for the load instruction with the store tag from the first retrieving unit and, when they coincide with each other, outputs a hit signal.

REFERENCES:
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5664215 (1997-09-01), Burgess et al.
patent: 5809275 (1998-09-01), Lesartre
patent: 6137795 (2000-10-01), Tominaga et al.
patent: 6185671 (2001-02-01), Pentovski et al.
patent: 6266747 (2001-07-01), Dahl et al.
patent: 6266767 (2001-07-01), Feiste et al.
patent: 6269427 (2001-07-01), Kuttanna et al.
patent: 6901500 (2005-05-01), Hussain et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Load store queue applied to processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Load store queue applied to processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load store queue applied to processor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3658980

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.