Patent
1997-06-26
1999-04-27
Treat, William M.
395391, G06F 906
Patent
active
058988521
ABSTRACT:
An apparatus for executing an instruction is provided. The instruction loads data into one of a plurality of registers in a register file and is in a first group of instructions. A second group of instructions is executed sequentially after the first group of instructions. The first and second groups of instructions should each include at least one instruction. The apparatus includes a first memory, a second memory, a first functional unit coupled to the first memory, and a second functional unit coupled to the first memory and to the second memory. The first and second functional units are both capable of executing the instruction. Also included is an instruction issue unit coupled to the first and the second functional units. The instruction issue unit issues the instruction to a selected functional unit selected from one of the first and the second functional units. This selection is based on a load prediction bit associated with the instruction.
REFERENCES:
patent: 4777594 (1988-10-01), Jones et al.
patent: 4980823 (1990-12-01), Liu
patent: 5276821 (1994-01-01), Imai et al.
patent: 5287466 (1994-02-01), Kodama
patent: 5742783 (1998-04-01), Azmoudch
patent: 5784711 (1998-07-01), Chi
Holdbrook Kalon S.
Lauterbach Gary Raymond
Lynch William Lee
Petolino, Jr. Joseph Anthony
Sun Microsystems Inc.
Treat William M.
LandOfFree
Load instruction steering in a dual data cache microarchitecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Load instruction steering in a dual data cache microarchitecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load instruction steering in a dual data cache microarchitecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692153