Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2007-10-16
2007-10-16
Chan, Wing (Department: 2616)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S392000, C370S396000
Reexamination Certificate
active
09976229
ABSTRACT:
A network gateway processor architecture including a scalable array of compute processors that function to convert inbound data packets to outbound data packets, an ingress processor coupleable to a first network to receive the inbound data packets and coupled to provide the inbound data packets to the compute processors, and an egress processor coupleable to a second network and coupled to the compute processors to collect and forward the outbound data packets to the second network. The ingress processor distributes inbound data packets to the compute processors based on a least load value selected from current load values determined for the respective compute processors of the scalable array. The current load values represent estimated processing completion times for the respective compute processors of the scalable array of compute processors. Preferably, the current load values are dynamically derived with respect to the size of the inbound data packets and the performance of the respective compute processors.
REFERENCES:
patent: 5453979 (1995-09-01), Schibler et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5754791 (1998-05-01), Dahlgren et al.
patent: 5850395 (1998-12-01), Hauser et al.
patent: 5850446 (1998-12-01), Berger et al.
patent: 5872783 (1999-02-01), Chin
patent: 5905725 (1999-05-01), Sindhu et al.
patent: 5918074 (1999-06-01), Wright et al.
patent: 5931914 (1999-08-01), Chiu
patent: 5931947 (1999-08-01), Burns et al.
patent: 5974463 (1999-10-01), Warrier et al.
patent: 6005874 (1999-12-01), Sharpe
patent: 6078943 (2000-06-01), Yu
patent: 6091720 (2000-07-01), Bedard et al.
patent: 6157649 (2000-12-01), Peirce et al.
patent: 6157955 (2000-12-01), Nerad et al.
patent: 6160819 (2000-12-01), Partridge et al.
patent: 6252878 (2001-06-01), Locklear, Jr. et al.
patent: 6253193 (2001-06-01), Ginter et al.
patent: 6259699 (2001-07-01), Opalka et al.
patent: 6260155 (2001-07-01), Dellacona
patent: 6263445 (2001-07-01), Blumenau
patent: 6266705 (2001-07-01), Ullum et al.
patent: 6292827 (2001-09-01), Raz
patent: 6351775 (2002-02-01), Yu
patent: 6704873 (2004-03-01), Underwood
patent: 6876657 (2005-04-01), Brewer et al.
patent: 2002/0152374 (2002-10-01), Mayfield
patent: 2002/0184487 (2002-12-01), Badamo et al.
patent: 2003/0012147 (2003-01-01), Buckman et al.
patent: 2003/0126200 (2003-07-01), Wolff
patent: 2003/0184799 (2003-10-01), Ferlitsch
patent: 2003/0202536 (2003-10-01), Foster et al.
patent: 2006/0029104 (2006-02-01), Jungck
patent: 2006/0050690 (2006-03-01), Epps et al.
IBM, IBM Network Processor (IBM32NPR161EPXCAC133) Product Overview, Published Oct. 4, 1999.
BROADCOM, BCM5820 E-Commerce Product Brief, 5820-PB00-R-3.26.01, Published 2001.
BROADCOM, BCM5840 Gigabit Security Processor Product Brief, 5840-PB00-R-12.6.00, Published 2000.
IBM, The Network Processor—Enabling Technology for High-Performance Networking, Published Aug. 1999.
IBM, Packet Routing Switch PRS28G, Version 1.7 Datasheet, prs28.04.fm, Feb. 6, 2001.
IBM, IBM PowerNP™ NP4GS3 Network Processor Preliminary Datasheet, May 18, 2001.
IBM, Product Overview, IBM PowerNP NP4GS3, Network Processor Solutions, Apr. 16, 2001.
Alan Radding, Storage ROI: Truth & Fiction, Infoworld Custom Meda Group, 2001.
IETF, IP Storage Working Group, iSCSI Requirements and Design Considerations, Document: draft-ietf-ips-iscsi-reqmts-05.txt, Jul. 2001.
IETF, IP Security Working Group, Security Properties of the IPsec Protocol Suite, Document draft-krywaniuk-ipsec-properties-00.txt, Jul. 9, 2001.
IETF, iSCSI, Document draft-ietf-ips-iscsi-08.txt, Sep. 30, 2001.
Nguyen Tien Le
Pham Duc
Pham Nam
Chan Wing
NewTechLaw
Ngo Nguyen
Rosenberg, Esq. Gerald B.
Vormetric, Inc.
LandOfFree
Load balanced scalable network gateway processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Load balanced scalable network gateway processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load balanced scalable network gateway processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3834493