Load address dependency mechanism system and method in a...

Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S217000, C712S219000, C711S125000, C711S140000

Reexamination Certificate

active

07363468

ABSTRACT:
The present invention provides for a method for a load address dependency mechanism in a high frequency, low power processor. A load instruction corresponding to a memory address is received. At least one unexecuted preceding instruction corresponding to the memory address is identified. The load instruction is stored in a miss queue. And the load instruction is tagged as a local miss.

REFERENCES:
patent: 6021485 (2000-02-01), Feiste et al.
patent: 6079002 (2000-06-01), Thatcher et al.
patent: 6226713 (2001-05-01), Mehrotra
patent: 6247124 (2001-06-01), Joshi et al.
patent: 6732236 (2004-05-01), Favor
patent: 2002/0091914 (2002-07-01), Merchant et al.
A Large, fast instruction window for tolerating cache misses by Lebeck, A. R. et al. published 2002, ISBN: 0-7695-1605-x, (ICSA '02), pp. 59-70.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Load address dependency mechanism system and method in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Load address dependency mechanism system and method in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Load address dependency mechanism system and method in a... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2774546

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.