Liquid crystal display panel with reduced parasitic impedance

Details Liquid crystal display panel with reduced parasitic impedance Liquid crystal display panel with reduced parasitic impedance

2008-03-04

2008-03-04

Nelms, David (Department: 2871)

Liquid crystal cells, elements and systems

Particular excitation of liquid crystal

Electrical excitation of liquid crystal

C349S039000, C349S150000

Reexamination Certificate

active

07339633

ABSTRACT:
A liquid crystal display includes an array substrate, a data line, a gate line, a first and a second storage wiring, and a second substrate. The data line is disposed on the array substrate and intersects the gate line near a first pixel region. A second substrate, such as a color filter substrate, includes a second pixel region that corresponds to the first pixel region. The first storage wiring is positioned near an edge of the array substrate and the second storage wiring is disposed on the second substrate near an edge of the second substrate.

REFERENCES:
patent: 6567064 (2003-05-01), Song et al.
patent: 2003/0067579 (2003-04-01), Inoue et al.
patent: 2005/0094076 (2005-05-01), Jeoung et al.

Affiliated with

Also associated with

Rating

Liquid crystal display panel with reduced parasitic impedance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Liquid crystal display panel with reduced parasitic impedance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Liquid crystal display panel with reduced parasitic impedance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2804451