Linearizing structures and methods for unity-gain folding amplif

Details Linearizing structures and methods for unity-gain folding amplif Linearizing structures and methods for unity-gain folding amplif

1999-07-13

2000-12-19

Tokar, Michael

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341161, H03M 112

Patent

active

061632902

ABSTRACT:
Linearized unity-gain folding amplifiers include first and second differential pairs of transistors that have offset voltages between control terminals and first current terminals. The control terminals are differentially coupled through input paths to a differential input port and the joined first current terminals receive respective first and second currents through respective first and second level-shift resistors. Thus, folded and level-shifted signals can be differentially coupled via output paths between the first and second level-shift resistors and an output port. For each of the differential pairs, at least one correction voltage is generated to substantially match the offset voltage of one of the transistors of that differential pair when a differential input voltage has one polarity and the offset voltage of another of the transistors when the differential input voltage has a different polarity. The correction voltage is inserted in one of the input paths in a feedback mode of the invention and in one of the output paths in a feed-forward mode and the correction voltage is oriented to correct variations in the offset voltages of one of the differential pairs that occur adjacent a polarity transition of the differential input voltage. In serial arrangements of these amplifiers, their high linearity enhances the quantization processes of successive stages so that longer serial arrangements can be reliably used.

REFERENCES:
patent: 5004986 (1991-04-01), Bohrer
patent: 5175550 (1992-12-01), Kattmann et al.
patent: 5384569 (1995-01-01), Komatsu
patent: 5455584 (1995-10-01), Taddiken
patent: 5550492 (1996-08-01), Murden et al.
patent: 5554943 (1996-09-01), Moreland
patent: 5684419 (1997-11-01), Murden et al.
patent: 5696511 (1997-12-01), Matsumoto et al.
patent: 5719578 (1998-02-01), Bohme
patent: 5835047 (1998-11-01), Vorenkamp et al.
Kester, Walt, et al., High Speed Design Techniques, Analog Devices, Inc., Norwood, MA., 1996, pp. 4-36 to 4-47.

Affiliated with

Also associated with

Rating

Linearizing structures and methods for unity-gain folding amplif does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linearizing structures and methods for unity-gain folding amplif, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearizing structures and methods for unity-gain folding amplif will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-274711