Linearized digital phase-locked loop method

Details Linearized digital phase-locked loop method Linearized digital phase-locked loop method

2005-09-27

2005-09-27

Bayard, Emmanuel (Department: 2631)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

C327S024000

Reexamination Certificate

active

06950484

ABSTRACT:
A method for synchronizing a clock signal to a data signal, comprising the steps of (A) detecting an edge of the data signal, (B) determining whether a position of the edge is within a zone and (B) if the edge is not within the zone, adjusting the clock signal towards the position of the edge.

REFERENCES:
patent: 4151485 (1979-04-01), LaFratta
patent: 4330759 (1982-05-01), Anderson
patent: 4523301 (1985-06-01), Kadota et al.
patent: 4672447 (1987-06-01), Moring et al.
patent: 4862411 (1989-08-01), Dishon et al.
patent: 5059924 (1991-10-01), JenningsCheck
patent: 5343439 (1994-08-01), Hoshino
patent: 5493243 (1996-02-01), Ghoshal
patent: 5568416 (1996-10-01), Kawana et al.
patent: 5671258 (1997-09-01), Burns et al.
patent: 5812619 (1998-09-01), Runaldue
patent: 5841823 (1998-11-01), Tuijn
patent: 5889436 (1999-03-01), Yeung et al.
patent: 5901110 (1999-05-01), Jang
patent: 6081561 (2000-06-01), Julyan et al.
patent: 6222876 (2001-04-01), Hirth et al.
patent: 6301188 (2001-10-01), Weber et al.
patent: 6438155 (2002-08-01), Beale
patent: 6477279 (2002-11-01), Go
patent: 6529457 (2003-03-01), Narumi et al.
patent: 6721255 (2004-04-01), Gushima et al.
Bertrand J. Williams et al., “Linearized Digital Phase-Locked Loop”, U.S. Appl. No. 09/745,660, filed Dec. 21, 2000.
Bertrand J. Williams et al., “Linearized Digital Phase-Locked Loop Method”, U.S. Appl. No. 09/747,281, filed Dec. 21, 2000.
Terry D. Little et al., “Linearized Digital Phase-Locked Loop”, U.S. Appl. No. 09/747,257, filed Dec. 22, 2000.
Bertrand J. Williams et al., “Linearized Digital Phase-Locked Loop”, U.S. Appl. No. 09/747,262, filed Dec. 22, 2000.
Bertrand J. Williams et al., “Linearized Digital Phase-Locked Loop Method”, U.S. Appl. No. 09/746,802, filed Dec. 22, 2000.

Affiliated with

Also associated with

Rating

Linearized digital phase-locked loop method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linearized digital phase-locked loop method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearized digital phase-locked loop method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3380379