Linearity improvements of semiconductor substrate using...

Details Linearity improvements of semiconductor substrate using... Linearity improvements of semiconductor substrate using...

2011-03-29

2011-03-29

Smith, Matthew S (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

C257SE27014

Reexamination Certificate

active

07915706

ABSTRACT:
The present invention relates to using a potentially trap-rich layer, such as a polycrystalline Silicon layer, over a passivation region of a semiconductor substrate or a Silicon-on-insulator (SOI) device layer to substantially immobilize a surface conduction layer at the surface of the semiconductor substrate or SOI device layer at radio frequency (RF) frequencies. The potentially trap-rich layer may have a high density of traps that trap carriers from the surface conduction layer. The average release time from the traps may be longer than the period of any present RF signals, thereby effectively immobilizing the surface conduction layer, which may substantially prevent capacitance and inductance changes due to the RF signals. Therefore, harmonic distortion of the RF signals may be significantly reduced or eliminated. The semiconductor substrate may be a Silicon substrate, a Gallium Arsenide substrate, or another substrate.

REFERENCES:
patent: 5578860 (1996-11-01), Costa et al.
patent: 6265248 (2001-07-01), Darmawan et al.
Matsushita, Takeshi et al. “Highly Reliable High-Viltage Transistors by Use of the SIPOS Process”. IEEE Transactions on Electron Devices. vol. ED-23 (8). p. 826-830.
Aspar, B. et al., “IC's Performance Improvement and 3D Integration by Layer Transfer Technologies,” 2006 IEEE International SOI Conference Proceedings, 2006, pp. 8-12, IEEE.
Gamble, H. S. et al., “Low-Loss CPW Lines on Surface Stabilized High-Resistivity Silicon,” IEEE Microwave and Guided Wave Letters, Oct. 1999, pp. 395-397, vol. 9, No. 10, IEEE.
Hirae, S. et al., “Energy Distribution of Trapping States in Polycrystalline Silicon,” J. Appl. Phys., Feb. 1980, pp. 1043-1047, vol. 51, No. 2, American Institute of Physics.
Lederer, D. et al., “Enhanced High Resistivity SOI Wafers for RF Applications,” 2004 IEEE International SOI Conference, Oct. 2004, pp. 46-47, IEEE.
Lederer, D. et al., “New Substrate Passivation Method Dedicated to HR SOI Wafer Fabrication with Increased Substrate Resistivity,” IEEE Electron Device Letters, Nov. 2005, pp. 805-807, vol. 26, No. 11, IEEE.
Wu, Y. et al., “The Effect of a SiO2 Interface Layer on CPW Lines and Schottky Barrier Diodes on HRS Substrates,” Silicon Monolithic Integrated Circuits in RF Systems, 1998, pp. 178-180, British Crown Copyrights.
Wu, Yunhong et al., “SiO2 Interface Layer Effects on Microwave Loss of High-Resistivity CPW Line,” IEEE Microwave and Guided Wave Letters, Jan. 1999, pp. 10-12, vol. 9, No, 1, IEEE.

Affiliated with

Also associated with

Rating

Linearity improvements of semiconductor substrate using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linearity improvements of semiconductor substrate using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linearity improvements of semiconductor substrate using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2697967