Linear phase-locked loop with dual tuning elements

Details Linear phase-locked loop with dual tuning elements Linear phase-locked loop with dual tuning elements

2008-01-01

2008-01-01

Chang, Joseph (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Particular frequency control means

C331S016000

Reexamination Certificate

active

07315217

ABSTRACT:
A linear PLL includes a VCO with first and second tuning elements. The first tuning element is adjusted in proportion to the phase error between an input signal and a VCO signal and the second tuning element is adjusted by an integral function of the phase error. By configuring the VCO with separate tuning elements that are separately adjusted in proportion to the phase error and by an integral function of the phase error, the 3dB bandwidth frequency of the linear PLL depends primarily on the phase detector gain and the VCO gain that is contributed from the proportional adjustment. A linear PLL with separate proportional and integral tuning elements can be designed to exhibit a relatively constant gain over a relatively large frequency range.

REFERENCES:
patent: 3805183 (1974-04-01), Lance
patent: 4942370 (1990-07-01), Shigemori
patent: 5600272 (1997-02-01), Rogers
patent: 5740213 (1998-04-01), Dreyer
patent: 5821789 (1998-10-01), Lee
patent: 5870003 (1999-02-01), Boerstler
patent: 6320435 (2001-11-01), Tanimoto
patent: 6614316 (2003-09-01), Masenas et al.
patent: 6693496 (2004-02-01), Lebouleux
patent: 7009456 (2006-03-01), Jasa et al.
patent: 7019571 (2006-03-01), Lim
patent: 2005/0218998 (2005-10-01), Lim
patent: 38 06 461 (1988-03-01), None
patent: 01218214 (1989-08-01), None
Search Report for counterpart UK patent application No. GB0605480.3 from UK Patent Office, issued 30 May 2006, 3 pages.
Novof, Ilya, “Fully Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and +- 50 ps Jitter,” IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995.
Greshishchev, Yuriy, “SiGe Clock and Data Recovery IC with Linear-Type PLL for 10-Gb/s SONET Application,” IEEE Journal of Solid-State Circuits, vol. 35, No. 9, Sep. 2000.
Hogge, Charles, R., “A Self Correcting Clock Recovery Circuit,” Journal of Lightwave Technology, vol. LT-3, No. 6, Dec. 1985.
Office Action dated Mar. 20, 2007, from corresponding application number DE 10 2006 012 428.6-35 and English Translation.
Underhill, M.J. and Jordan, P.A. “Split-Loop Method for Wide-Range Frequency Synthesizer with Good Dynamic Performance”, IN: Electronics Letters, vol. 15, Jun. 1979 No. 13, pp. 391-393.

Affiliated with

Also associated with

Rating

Linear phase-locked loop with dual tuning elements does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear phase-locked loop with dual tuning elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear phase-locked loop with dual tuning elements will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2799757