Linear low noise phase loop frequency synthesizer using...

Details Linear low noise phase loop frequency synthesizer using... Linear low noise phase loop frequency synthesizer using...

2001-01-04

2002-06-11

Mis, David (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Plural a.f.s. for a single oscillator

C331S00100A, C331S014000, C331S016000, C331S017000, C331S025000, C327S012000, C327S043000, C327S117000, C327S159000

Reexamination Certificate

active

06404291

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to frequency synthesizers and, more specifically to phase locked loop (PLL) frequency synthesizers which are suitable for wireless communications.
BACKGROUND OF THE INVENTION
PLL frequency synthesizers are well known in the art and are extensively used in wireless applications. Essentially, a PLL is a circuit that uses feedback to maintain an output signal in a specific phase relationship with a stable reference signal. Normally, a PLL circuit contains a minimum of 4 components:
a) a phase detector which produces output voltage proportional to the phase difference between two input signals, normally the reference signal and a frequency divider output;
b) a voltage controlled oscillator (VCO) that produces an AC output signal whose frequency is proportional to the input control voltage, normally received from the loop filter;
c) a divider that produces a signal whose frequency is a division of the input signal frequency, normally the output of the VCO; and
d) a loop filter that controls the PLL dynamics.
It should be noted that the phase detector output is fed into the loop filter for filtering before being transmitted to the VCO. The VCO output is ideally the desired output from the PLL. For frequency synthesizer applications, the VCO produces a signal with a desired frequency. This desired frequency is generally much higher than the frequency of the stable reference signal and is ideally a multiple of that reference signal. By dividing the frequency of the output of the VCO and comparing the phase of that divided signal with the phase of the reference signal, any differences in phase, and therefore in frequency, can be compensated for by the phase detector and the VCO.
It is well known that PLL circuits for frequency synthesizer applications need to be low noise and must have low sensitivity to power supply variations. A frequency synthesizer having a PLL circuit with these characteristics would produce an output which is low in both spurious tones and noise.
Current PLL designs for frequency synthesizers which produce frequencies near or above the GHz range often require the output of the VCO to be synchronized to the PLL reference signal with a repeatability error of less than 1 picosecond (10
−12
sec). This repeatability can be impaired in the PLL or in any of its components by interference, commonly referred to as cross-talk, from either nearby circuits or from the components which actually make up the PLL. The amount of cross talk that occurs in the PLL depends on the sensitivity to power supply variations and other sources of coupling from one PLL component to another. This problem can be more severe in a highly integrated application specific integrated circuit (ASIC) or when the frequency planing of these interfering signals cannot be well controlled. Failure to meet these repeatability requirements can result in spurious output tones at the synthesizer output. Such an occurrence can possibly prevent qualification of the radio to public standards.
Given the above, cross talk is not the only source of spurious tones. Different combinations of phase detectors and dividers also produce different levels of spurious output tones at multiples of the PLL reference frequency. One method of avoiding this pitfall is the use of filters. However, such filters can be expensive. To avoid expensive filtering components, it is desirable to reduce the amplitude of these tones.
One approach to solve the problem is to use edge triggered phase detectors. This avoids the problem of obtaining a 50% duty cycle, but it also consumes more power and introduces more sensitivity to power supply variations as compared to a single gate phase detector such as an exclusive OR.
Another area of concern for PLL circuits is its power consumption. To be suitable for wireless applications, such as in battery powered cellular phones, the PLL circuit would have to consume little power. This would extend the battery life of the wireless equipment.
A further problem with current PLL circuits is encountered when analog and digital circuits are used together. In mixed analog and digital integrated circuits, it is common practice to have sensitive analog operations occur at different times from digital operations. However, different phase detectors have different phase offsets at which they lock. This phase offset can reduce the amount of “quiet time” available for sensitive analog operations, such as sampling in switched capacitor filters. As an example, a phase offset of 90 degrees reduces the amount of quiet time by 50%
On the other hand, a phase offset of exactly zero can also cause problems. With a phase offset of zero, the divider and the source of the reference signal can experience cross-talk or dead zone problems.
By way of explanation, it should be noted that the dead zone refers to the attribute of a phase frequency detector (PFD) to produce an output which does not steer the output over a range of phase difference between the divider output and the reference signal. It should also be noted that other phase detectors (PD) typically do not operate linearly over a range of all possible phase errors. The region of operation where the phase detection is linear is often called the phase detection window of the phase detector.
Returning to the question of phase offsets, one possible solution to the problem of phase offsets is to use XOR phase detectors. These produce a two state output with substantial spurs (tones or frequency components) at twice the reference frequency. These spurs can be removed with substantial filtering but, as noted above, at a cost of increased component count and complexity.
Another suggested solution to the above problems deal with the divider. It has been suggested that a synchronous counter can be used to perform frequency division. However, this approach has typically been rejected for applications requiring low power.
Another approach has been to use a prescaler stage and a synchronous counter stage. Dividers made up of several divider stages are more vulnerable to power supply and bias line interference. Generally, divider stages that consume less power are also more vulnerable to interference. This has been addressed in the past by resynchronizing the divider output. However, such a measure is undesirable from a power consumption point of view because the resynchronizing circuitry can consume considerable power without adding any functionality to the divider chip.
Dividers, on their own, also pose problems. Dividers employing a single synchronous divider can sometimes produce a very narrow output pulse. This narrow pulse width contains high frequency spectral content which can interfere with sensitive analog circuits on or near the same chip.
The problem has traditionally been solved by either avoiding the use of fractional-N synthesizers or by providing shielding means to isolate sources of interference from sensitive circuits. Avoiding fractional-N synthesizers avoids the need for sensitive analog components on or near the synthesizer chip. Without these sensitive components, the potential sources of interference are avoided.
From the above, it is clear that a need exists for a PLL circuit for frequency synthesizer applications that avoid the problems disclosed.
SUMMARY OF THE INVENTION
The present invention is a method and an apparatus relating to a PLL circuit for frequency synthesizer applications. By using a composite PFD large and small phase variations between a reference signal and the divider output are compensated for. The composite phase frequency detector (PFD) has both a digital phase frequency detector (digital PFD) and an analog phase detector (analog PD) with the digital PFD compensating for large phase differences and the analog PD compensating for smaller phase differences. The PLL automatically chooses between these two components in the composite PFD by controlling the pulse width of the divider output. This is accomplished by synchronizing the dead zone of the digital PFD with the active pulse

Affiliated with

Also associated with

Rating

Linear low noise phase loop frequency synthesizer using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear low noise phase loop frequency synthesizer using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear low noise phase loop frequency synthesizer using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2979913