Linear/logarithmic analog multiplier

Details Linear/logarithmic analog multiplier Linear/logarithmic analog multiplier

1975-08-04

1977-01-18

Ruggiero, Joseph F.

Registers

Transfer mechanism

Traveling pawl

307229, 328145, G06G 716, G06G 724

Patent

active

040041417

ABSTRACT:
An analog device for generating an output signal which is proportional to the linear product between a first input signal and the antilogarithm of the second input signal, and comprising a means for applying the second input signal simultaneously and identically across the base-emitter junction of two electrically matched transistors; a means for summing each differential component of the first input signal with the second input signal across one of the same base-emitter junctions is provided; and further including a means for differencing the signals developed in the collectors of the two transistors so that the output signal is comprised only of the desired product of the two input signals.

REFERENCES:
patent: 3152250 (1964-10-01), Platzer, Jr.
patent: 3329836 (1967-07-01), Pearlman et al.
patent: 3492497 (1970-01-01), Gilmour et al.
patent: 3676661 (1972-07-01), Sprowl
patent: 3714462 (1973-01-01), Blackmer

Affiliated with

Also associated with

Rating

Linear/logarithmic analog multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear/logarithmic analog multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear/logarithmic analog multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-74192