Linear jitter attenuator

Details Linear jitter attenuator Linear jitter attenuator

1989-03-22

1990-07-10

Olms, Douglas W.

Pulse or digital communications

Spread spectrum

Direct sequence

H04L 702

Patent

active

049411560

ABSTRACT:
A jitter attenuation circuit includes a FIFO data register (10) which is operable to receive data that is synchronized with a Write clock output therefrom synchronized with a Read clock. The data is written to the FIFO register (10) from a location determined by a Write pointer (12). The data is read out from the FIFO register (10) from a location determined by a Read pointer (14) which is clocked by a Read clock. The Read clock is synchronized with the Write clock by a phase lock loop (24). The phase lock loop (24) has a phase detector (26) which is operable to accrue phase error over intervals of 2.pi. radians such that the phase lock loop (24) virtually never loses lock as a result of phase jitter on the Write clock. The phase lock loop (24) has contained therein a digitally controlled linear oscillator (28) wherein the phase detector (26) provides a quantized output to incrementally step the digitally controlled oscillator (28) up or down in frequency to track the Write clock while attenuating jitter thereon.

REFERENCES:
patent: 3992580 (1976-11-01), Bittel et al.
patent: 4270183 (1981-05-01), Robinson et al.
patent: 4539531 (1985-09-01), Thomas et al.
patent: 4716575 (1987-12-01), Douros et al.
patent: 4805197 (1989-02-01), Van Der Jagt et al.

Affiliated with

Also associated with

Rating

Linear jitter attenuator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear jitter attenuator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear jitter attenuator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1725177