Linear codec with dual divider

Communications: electrical – Audible indication – Percussion-type sound producer

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

340347DD, 340347DA, 340347M, H03K 1302

Patent

active

045730385

ABSTRACT:
Disclosed is a charge redistribution codec employing a two capacitor network for developing a progression of reference voltages having a binary relationship to each other for each analog input sample to be encoded. Linear encoding of input samples is achieved with the use of two such charge redistribution networks, with one developing positive reference voltages and the other developing negative reference voltages. Analog input samples are placed in an encoding capacitor and based on the polarity of the voltage across the capacitor either a positive or a negative charge is added iteratively to the capacitor in the direction of driving the voltage across that capacitor to zero. A code is developed by assigning at each iteration one value to an output code bit when a positive voltage is added and the opposite value to the bit when a negative voltage is added.
Chord-law encoding is achieved in a similar manner except that the output code includes a sign bit, a chord count and a linear code for describing the signal within the chord. Operationally, as with linear encoding two reference voltage generating circuits are employed to provide the positive and negative reference voltages. In addition, means are provided for adding an offset voltage to increase the magnitude of the input sample for assigning a sign bit based on the initial polarity of the input sample and for chord counting.

REFERENCES:
patent: 3449741 (1969-06-01), Egerton, Jr.
patent: 3469255 (1969-09-01), Hoffman et al.
patent: 3626408 (1971-12-01), Carbrey
patent: 4185275 (1980-01-01), Carbrey
patent: 4291298 (1981-09-01), Carbrey
IEEE Journal of Solid-State Circuits, vol. SC-16, No. 4, Aug. 1981, "A Single-Chip Codec with Switched-Capacitor Filters", Atsushi Iwata, Hiroyuki Kikuchi, Kuniharu Uchimura, Akihiko Morino, and Masahiko Nakajima, pp. 315-321.
IEEE Journal of Solid-State Circuits, vol. SC-16, No. 4, Aug. 1981, "A Single-Chip CMOS PCM Codec with Filters", Douglas G. Marsh, Bhupendra K. Ahuja, Toshio Misawa, Mirmira R. Dwarakanath, Paul E. Fleischer and Veikko R. Saari, pp. 308-315.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Linear codec with dual divider does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Linear codec with dual divider, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear codec with dual divider will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1014250

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.