Data processing: artificial intelligence – Neural network – Structure
Reexamination Certificate
2006-02-14
2006-02-14
Starks, Wilbert L. (Department: 2129)
Data processing: artificial intelligence
Neural network
Structure
C706S015000, C711S108000, C326S039000, C327S103000, C365S049130
Reexamination Certificate
active
06999952
ABSTRACT:
A programmable logic unit (e.g., an ASIC or FPGA) having a feedforward linear associative memory (LAM) neural network checking circuit which classifies input vectors to a faulty hardware block as either good or not good and, when a new input vector is classified as not good, blocks a corresponding output vector of the faulty hardware block, enables a software work-around for the new input vector, and accepts the software work-around input as the output vector of the programmable logic circuit. The feedforward LAM neural network checking circuit has a weight matrix whose elements are based on a set of known bad input vectors for said faulty hardware block. The feedforward LAM neural network checking circuit may update the weight matrix online using one or more additional bad input vectors. A discrete Hopfield algorithm is used to calculate the weight matrix W. The feedforward LAM neural network checking circuit calculates an output vector a(m)by multiplying the weight matrix W by the new input vector b(m), that is, a(m)=wb(m), adjusts elements of the output vector a(m)by respective thresholds, and processes the elements using a plurality of non-linear units to provide an output of 1 when a given adjusted element is positive, and provide an output of 0 when a given adjusted element is not positive. If a vector constructed of the outputs of these non-linear units matches with an entry in a content-addressable memory (CAM) storing the set of known bad vectors (a CAM hit), then the new input vector is classified as not good.
REFERENCES:
patent: 3777129 (1973-12-01), Mehta
patent: 4918618 (1990-04-01), Tomlinson, Jr.
patent: 5467427 (1995-11-01), Kothari et al.
patent: 5680470 (1997-10-01), Moussa et al.
patent: 5875347 (1999-02-01), Watanabe et al.
patent: 6009418 (1999-12-01), Cooper
patent: 6167558 (2000-12-01), Trimberger
patent: 6771623 (2004-08-01), Ton
□□Artificial Neural Network Based Multiple Fault Diagnosis In Digital Circuits by A. A. Al-Jumah and T. Arslan, Circuits and Systems, 1998, Proceedings of the 1998 IEEE, vol. 2, May 31 Jun. 3, 1998, pp.: 304-307, vol. 2.
Specifications and FPGA Implementation of a systol Hopfield-type associative memory by I. Z. Mihu, R. Brad, and M. Breazu,□□Neural Networks, 2001. Proceedings 01, pp. 228-233, vol. 1.
Fault Diagnosis of Analog Circuits with Tolerances Using Artificial Neural Networks by Ying Deng, yigang He, and Yichuang Sun IEEE 2000.
Fault Tolerance of Feedforward Artificial Neural Networks—A Framework of Study by Pravin Chandra, IEEE 2003.
S. Y. Kung, “Digital Neural Networks,” Chapter 2,Fixed-Weight Associative Memory Networks, pp. 42-72, Prentice Hall, Jan. 1988.
Campbell Stephenson Ascolese LLP
Cisco Technology Inc.
Starks Wilbert L.
Tran Mai T.
LandOfFree
Linear associative memory-based hardware architecture for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linear associative memory-based hardware architecture for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear associative memory-based hardware architecture for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3673922