Boots – shoes – and leggings
Patent
1991-02-28
1993-06-01
Teska, Kevin J.
Boots, shoes, and leggings
324500, 364492, G06F 1556, G06F 1202, G06F 1216
Patent
active
052166210
ABSTRACT:
A fault detection system for monitoring at least one operating parameter of an AC power transmission line includes current and/or voltage transducers connected to the transmission line for providing an analog signal representative of at least one time varying parameter of the AC power transmission. An analog-to-digital (A/D) converter samples the analog signal and produces digital sample words representing the signal. The digital sample words are provided by a data bus to a high speed DSP module which includes a number of fault trigger components for operating on the digital sample words to detect a disturbance. The DSP module generates a trigger signal when a disturbance is detected by one of the fault trigger components. The digital sample words are also provided to a DMA component, resident within a host CPU, which implements a memory allocation protocol to sequentially address a plurality of memory zones in a loop for sequential storage of the digital sample words in the discrete storage locations of the addressed memory zone. According to a fault condition memory allocation protocol, the DMA component removes at least one of the plurality of memory zones from the loop addressable by the DMA in response to receipt of a trigger signal. The removed memory zones include storage locations containing user-determined amounts of pre-fault, fault and post-fault digital sample words to fully define the AC abnormality. The DMA component continues to sequentially address the remaining ones of the plurality of memory zones as new digital sample words are received. Buffer memory zones are added to the sequential address loop for storage of the new digital sample words.
REFERENCES:
patent: 3669441 (1972-10-01), Linders
patent: 4025772 (1977-05-01), Constant
patent: 4148087 (1979-04-01), Phadke
patent: 4249088 (1981-02-01), Kleba et al.
patent: 4278937 (1981-07-01), Immler
patent: 4313169 (1982-01-01), Takagi et al.
patent: 4447843 (1984-05-01), Massey
patent: 4450497 (1984-05-01), Bignell
patent: 4455612 (1984-06-01), Girgis et al.
patent: 4461986 (1984-07-01), Maynard et al.
patent: 4484290 (1984-11-01), Bagnall et al.
patent: 4535409 (1985-08-01), Jindrick et al.
patent: 4547726 (1985-10-01), Premerlani
patent: 4570231 (1986-02-01), Bunch
patent: 4617636 (1986-10-01), Johns et al.
patent: 4641088 (1987-02-01), Jacobsson
patent: 4669024 (1987-05-01), Stacey
patent: 4680706 (1987-07-01), Bray
patent: 4689709 (1987-08-01), Isahaya
patent: 4701689 (1987-10-01), Yuan et al.
patent: 4723189 (1988-02-01), Larsen et al.
patent: 4812995 (1989-03-01), Girgis et al.
"A New Measurement Technique for Tracking Voltage Phasors, Local System Frequency, and Rate of Change of Frequency", EIII Paper No. 82, SM 444-8, A. G. Phadke et al.
"A Microcomputer Based Symmetrical Componenet Distance Relay", Phadke et al. for the American Power Service Corporation, New York.
"A Microcomputer Based Ultra-highspeed Distance Relay: Field Tests", IEEE Paper No. 80, SM 649-4, A. G. Phadke et al.
"Real-time Voltage-Phasor Measurements for Static State Estimation", IEEE vol. No. PAS-104, No. 11 Nov. 1983, J. S. Thorp, et al.
Mehta Tech. Inc.
Teska Kevin J.
LandOfFree
Line disturbance monitor and recorder system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Line disturbance monitor and recorder system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line disturbance monitor and recorder system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1820184