Line card port protection rate limiter circuitry

Details Line card port protection rate limiter circuitry Line card port protection rate limiter circuitry

2008-04-08

2008-04-08

Ngo, Ricky Q. (Department: 2616)

Multiplex communications

Data flow congestion prevention or control

Control of data admission to the network

C370S252000, C370S412000

Reexamination Certificate

active

10679287

ABSTRACT:
An apparatus for link layer port-based hardware implemented acceptance rate limiting control is presented. The apparatus employs a single up-down counter tracking a receive port buffer occupancy level. The single up-down counter is incremented by a receive line rate clock signal time truncated by a frame receive signal and a feedback frame acceptance control signal. The single up-down counter is decremented at an Service Level Agreement (SLA) agreed upon committed rate at which content is extracted from the receive port buffer. Outputs of comparators determining when the port receive buffer occupancy level is below a low watermark receive port buffer occupancy level, and when the receive port buffer occupancy level is above a maximum burst size, are provided to a master slave flip flop generating the frame acceptance control signal exhibiting hysteresis as the port receive buffer occupancy level transitions between the low watermark and the maximum burst size receive port buffer occupancy levels. The advantages of the link layer port-based hardware implemented acceptance rate limiting control achieved are derived from a deterministic response enforced in real time, at line rate, as content is being received employing a small number of logic gates.

REFERENCES:
patent: 5313454 (1994-05-01), Bustini et al.
patent: 5438567 (1995-08-01), Ikeda
patent: 5604867 (1997-02-01), Harwood
patent: 6009078 (1999-12-01), Sato
patent: 6205155 (2001-03-01), Parrella et al.
patent: 6381649 (2002-04-01), Carlson
patent: 6473400 (2002-10-01), Manning
patent: 6847613 (2005-01-01), Mimura et al.
patent: 6868062 (2005-03-01), Yadav et al.
patent: 6925502 (2005-08-01), Abbasi et al.
patent: 2002/0089933 (2002-07-01), Giroux et al.
patent: 2002/0141339 (2002-10-01), Konuma
patent: 2005/0041577 (2005-02-01), Tiller et al.
patent: 2005/0047333 (2005-03-01), Todd et al.

Affiliated with

Also associated with

Rating

Line card port protection rate limiter circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Line card port protection rate limiter circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Line card port protection rate limiter circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3907610