Limiting amplifiers

Details Limiting amplifiers Limiting amplifiers

2007-03-20

2009-12-22

Le, Dinh T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

C330S009000, C330S259000

Reexamination Certificate

active

07636003

ABSTRACT:
A limiting amplifier with an input stage with dc offset cancellation, identical gain stages, an output buffer and a feedback filter. The input stage receives a differential input signal and outputs a first intermediate differential signal. The gain stages are cascaded to amplify the first intermediate differential signal and generate a second intermediate differential signal, amplified by the output buffer to produce an output signal. The feedback filter provides a dc offset voltage of the output signal to the input stage for the dc offset cancellation. The input stage comprises a resistor network coupled between a pair of input nodes and a power line and comprising a common resistor, a pair of load resistors and a shunt resistor. The load resistors share a common terminal connected to the common resistor that is connected to the power line. The shunt resistor has two terminals respectively connected to the load resistors.

REFERENCES:
patent: 5264805 (1993-11-01), Yokozaki
patent: 6784749 (2004-08-01), Cove
patent: 6903605 (2005-06-01), Cove
patent: 6914479 (2005-07-01), Gabillard et al.
patent: 7015750 (2006-03-01), Gupta
patent: 7265620 (2007-09-01), Liu et al.
“25GHz Static Frequency Divider and 25Gb/s Multiplexer in 0.12μm CMOC” Knapp et al., ISSCC 2002, Session 17, Advanced RF Techniques, 17.9, pp. 467-469.
“96-GHz Static Frequency Divider in SiGe Bipolar Technology” Rylyakov et al., IEEE Oct. 2004, pp. 1712-1715.
“A 32GHz Quadrature LC-VCO in 0.25μm SiGe BiCMOS Technology” Chan et al., ISSCC 2005, Session 29, RF Techniques, 29.5, pp. 538-539, 616.
“A 40-Gb/s Clock and Data Recovery Circuit in 0.18-μm CMOS Technology” Lee et al., IEEE Dec. 2003, pp. 2181-2190.
“A Fully Integrated 24-GHz Eight-Element Phased-Array Receiver in Silicon” Guan et al., IEEE Dec. 2004, pp. 2311-2320.
“Capacitively Averaged Multi-Phase LC Oscillators” Park et al., IEEE 2005, pp. 2651-2654.
“A 1.2V 37-38.5GHz 8-phase Clock Generator in 0.13μm CMOS Technology” Lee et al., IEEE 2006.
“Design and Analysis of a 20-GHz Clock Multiplication Unit in 0.18-μm CMOS Technology” Lee et al., 2005, pp. 140-143.
“10-Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18-μm CMOS Technology” Galal et al., IEEE Dec. 2003, pp. 2138-2146.
“40-Gb/s Amplifier and ESD Protection Circuit in 0.18-μm CMOS Technology” Galal et al., IEEE Dec. 2004, pp. 2389-2396.
“6-kΩ 43-Gb/s Differential Transimpedance-Limiting Amplifier with Auto-Zero Feedback and High Dynamic Range” Tran et al., IEEE Oct. 2004, pp. 1680-1689.
“A 0.1-25.5-GHz Differential Cascaded-Distributed Amplifier in 0.18-μm CMOS Technology” Lee et al., 2006.
“A Fully Integrated 43.2Gb/s Clock and Data Recovery and 1:4 DEMUX IC in InP HBT Technology” Yen et al., ISSCC 2003, Session 13, 40Gb/s COmmunication ICS, Paper 13.6.
“Analysis of the Performance of Four-Cascaded Single-Stage Distributed Amplifiers” Banyamin et al., IEEE Dec. 2000, pp. 2657-2663.
“A 35-Gb/s Limiting Amplifier in 0.13μm CMOS Technology” Lee et al., IEEE 2006.
“InP D-HBT ICs for 40-Gb/s and Higher Bitrate Lightwave Transceivers” Baeyens et al., IEEE Sep. 2002, pp. 1152-1159.

Affiliated with

Also associated with

Rating

Limiting amplifiers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Limiting amplifiers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Limiting amplifiers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4103353