Limiter circuit for timing recovery in a high speed digital repe

Details Limiter circuit for timing recovery in a high speed digital repe Limiter circuit for timing recovery in a high speed digital repe

1975-11-10

1978-01-24

Zazworsky, John

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307264, 307290, 328169, H03K 508

Patent

active

040705889

ABSTRACT:
A limiter circuit for the extracted timing signal in high speed digital repeaters is disclosed. The conventional emitter-coupled transistor pair limiter is modified by applying to the base of the output transistor the decoupled, attenuated, and delayed signal at the collector of the input transistor. The delay is such that the compensating signal at the base is out-of-phase with respect to the input signal by approximately -5/2.pi.. Experimental determination of delay and attenuation yields optimal phase and amplitude responses which are a significant improvement over those of the conventional limiter.

REFERENCES:
patent: 3054910 (1962-09-01), Bothwell
patent: 3529184 (1970-09-01), Conklin
patent: 3548215 (1970-12-01), Hoover
patent: 3584241 (1971-06-01), Nakamura
patent: 3622699 (1971-11-01), Richeson, Jr.

Affiliated with

Also associated with

Rating

Limiter circuit for timing recovery in a high speed digital repe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Limiter circuit for timing recovery in a high speed digital repe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Limiter circuit for timing recovery in a high speed digital repe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-489967