Fishing – trapping – and vermin destroying
Patent
1993-09-03
1995-02-21
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437101, 437187, 437909, 437944, 148DIG100, 257 57, 257 59, H01L 21265
Patent
active
053915070
ABSTRACT:
A method of fabricating a self-aligned thin film transistor (TFT) with a lift-off technique includes the steps of forming a multi-tier island on a semiconductive layer such that the island structure is disposed in a desired alignment over the gate electrode. The island structure includes a base layer portion, an intermediate body portion, and an upper cap portion, which overhangs the intermediate body portion by an amount between about 0.5 .mu.m and 1.5 .mu.m. Source and drain electrodes are formed such that the source/drain material is disposed over the semiconductive material up to the sidewalls of the base portion of the island structure, which base portion is patterned such that the source and drain electrodes are self-aligned with and extend a selected overlap distance over the gate to provide desired TFT performance characteristics. The upper cap layer is removed in a lift-off technique and the intermediate body portion of the island is removed to complete fabrication oft the TFT.
REFERENCES:
patent: 4862234 (1989-08-01), Koden
patent: 4935792 (1990-06-01), Tanaka et al.
patent: 5010027 (1991-04-01), Possin et al.
patent: 5153142 (1992-10-01), Hsieh
patent: 5254488 (1993-10-01), Haller
patent: 5281546 (1994-01-01), Possin et al.
Semitransparent Silicide Electrode Formed on the Surface of a-Si:H, T. Tsukada et al., Mat. Res. Soc. Symp. Proc., Vol. 33, 1984, pp. 301-304.
Amorphous Silicon Thin-Film Transistors Modified by Doping and Plasma Treatment of the Nitride, Norbert Nickel et al., Mat. Res. Soc. Symp. Proc., Vol. 219, 1991, pp. 309-315.
K. Asama et al., "A Self-Alignment Processed a-Si TFT Matrix Circuit for LCD Panels," Fujitsu Laboratories, Ltd. Atsugi, Japan, SID Digest, 1983, pp. 144-145.
B. Diem et al., "a Si:H TFT: Potential Suitabilities for Gate and Source-Drain Self-Aligned Structure," Mat. Res. Soc. Symp. Proc., Vol. 33, 91984), pp. 281-285.
G. Possin et al., "Contact-Limited Behavior in Amorphous-Silicon FET for Applications to Matrix-Addressed Liquid-Crystal Displays," pp. 183-189, Proc. of the SID, Vol. 26/3, 1985.
Kwasnick Robert F.
Possin George E.
Booth Richard A.
Chaudhuri Olik
General Electric Company
Ingraham Donald S.
Snyder Marvin
LandOfFree
Lift-off fabrication method for self-aligned thin film transisto does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lift-off fabrication method for self-aligned thin film transisto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lift-off fabrication method for self-aligned thin film transisto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1929515