Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Reexamination Certificate
2002-03-28
2003-04-08
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
C327S210000
Reexamination Certificate
active
06545519
ABSTRACT:
BACKGROUND
1. Field of the Invention
This invention concerns latch circuitry and more particularly concerns latch circuitry that apertures an input signal, i.e., “data,” and outputs a signal having a higher maximum voltage level, in effect shifting the maximum voltage level of the input signal.
2. Related Art
As systems-on-a-chip become more complex, the circuitry on a chip is increasingly put together from disparate designs. Moreover, to reduce power consumption on a chip it is common include some portions of logic circuitry that operate at a lower voltage (and thus lower power), and other portions, such as analog circuits or critical high speed circuits, that operate at a higher voltage due to design constraints. Consequently, it is increasingly necessary to patch together portions of logic circuitry using level shifting circuitry that operates across voltage domains. High-performance designs for such level shifting circuitry are more difficult for the case where an input signal has a lower maximum voltage than the desired output signal, that is, where the circuitry is in effect shifting from low to high voltage.
Besides needing to shift the voltage levels of circuitry portions, is also commonly necessary to synchronize the timing of circuitry portions at their interfaces using latch circuitry, which for testing purposes must often be scannable. Conventionally, the voltage level shifting and the latching functions are performed by distinctly different circuitry. Thus, at certain logic circuitry boundaries there conventionally exists both voltage level shifting circuitry and latching circuitry. This arrangement takes up more space and consumes more power on a chip that is desirable. Consequently, there is a need for improved voltage level shifting and latching circuitry.
SUMMARY
The foregoing need is addressed in the present invention. According to one form of the invention latch circuitry has a first input stage for sampling a data input signal responsive to a first timing signal and generating a signal on an intermediate node in the latch circuitry. The latch circuitry also has a second input stage for sampling a scan input signal responsive to a second timing signal, and generating a signal on the intermediate node. The latch circuitry also has an output stage for generating an output signal on an output node of the latch circuitry responsive to the signal on the intermediate node and a third timing signal. The data input signal has a maximum voltage level and at least one stage of the latch circuitry is operable to effectively shift the voltage level so that the output signal has a higher maximum voltage level than that of the data signal. In this manner latch circuitry is integrated with level shifting circuitry, thereby reducing circuitry area and power consumption without adversely impacting functionality and performance.
Objects, advantages and other forms of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings.
REFERENCES:
patent: 5153451 (1992-10-01), Yamamura et al.
patent: 5463338 (1995-10-01), Yurash
patent: 5689517 (1997-11-01), Ruparel
patent: 5959490 (1999-09-01), Candage et al.
N. Otsuka et al., “Circuit Techniques for 1.5-V Power Supply Flash Memory”, IEEE Journal of Solid State Circuits, vol. 32, No. 8, Aug. 1997.
K. Usami et al., “Clustered Voltage Sealing Technique for Low-Power Design”, Proceedings 1995 International Symposium on Low Power Design, Apr. 1995.
Callahan Timothy P.
England Anthony
Nguyen Linh
Salys Casimer K.
LandOfFree
Level shifting, scannable latch, and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level shifting, scannable latch, and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level shifting, scannable latch, and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3016912