Level shift circuitry having delay boost

Details Level shift circuitry having delay boost Level shift circuitry having delay boost

2005-02-08

2005-02-08

Lam, Tuan T. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

C326S062000, C326S081000

Reexamination Certificate

active

06853234

ABSTRACT:
A level shift circuit that reduces PMOS to NMOS device contention whole decreasing output rise delays. The invention includes a device, comprising: a level shift circuit for shifting a signal at a first voltage at an input node to a second voltage at an output node; a boost circuit, driven by the second voltage, for decreasing a transition time of the signal between the first and second voltage; and a trigger circuit, coupled to an input of the boost circuit, for turning off the boost circuit when the signal at the output node reaches a predetermined voltage level.

REFERENCES:
patent: 4039862 (1977-08-01), Dingwall et al.
patent: 4450371 (1984-05-01), Bismarck
patent: 4532436 (1985-07-01), Bismarck
patent: 4904884 (1990-02-01), O'Shaughnessy et al.
patent: 4980583 (1990-12-01), Dietz
patent: 5317213 (1994-05-01), Sato et al.
patent: 5444396 (1995-08-01), Soneda
patent: 5781026 (1998-07-01), Chow
patent: 6147540 (2000-11-01), Coddington
patent: 6342996 (2002-01-01), Drapkin et al.
patent: 6404229 (2002-06-01), Barnes
patent: 6633192 (2003-10-01), Tsuchiya
patent: 5-343980 (1993-12-01), None

Affiliated with

Also associated with

Rating

Level shift circuitry having delay boost does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Level shift circuitry having delay boost, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level shift circuitry having delay boost will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3502626