Electrical pulse counters – pulse dividers – or shift registers: c – Shift register – Particular transfer means
Patent
1983-12-05
1987-05-19
Heyman, John S.
Electrical pulse counters, pulse dividers, or shift registers: c
Shift register
Particular transfer means
307272A, G11C 1134
Patent
active
046673393
ABSTRACT:
A logic circuit that has a plurality of stages that are driven by a clock source that provides at least 2 clock signals and includes at least a single latch stage located between two of the plurality of stages is configured with field effect transistor technology. The latch stage includes an isolation means for isolating the preceding circuit of the plurality of stages from flow-through of the clocks and signals that are connected to the latch stage, and a latch circuit for storing the data that is applied to the latch stage between clock pulses. A plurality of latch stages can easily be configured as a shift register latch.
REFERENCES:
patent: 3991305 (1976-11-01), Caudel et al.
patent: 4156819 (1979-05-01), Takahashi et al.
patent: 4461965 (1984-07-01), Chin
patent: 4495629 (1983-01-01), Zasio et al.
Daniels Martin D.
Schaaf Robert
Tubbs Graham S.
Walther Ronald
Heyman John S.
Merrett N. Rhys
Ohralik K.
Robinson Richard K.
Sharp Melvin
LandOfFree
Level sensitive latch stage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level sensitive latch stage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level sensitive latch stage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1569030