Level determination circuit determining logic level of input...

Details Level determination circuit determining logic level of input... Level determination circuit determining logic level of input...

2006-02-14

2006-02-14

Nguyen, Minh (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

C327S087000

Reexamination Certificate

active

06998879

ABSTRACT:
An input circuit in a DRAM includes a differential amplifier circuit amplifying a potential difference between a potential of an input signal and a reference potential, an inverter outputting an inversion signal of an output signal of the differential amplifier circuit, a latch circuit holding an output signal in a preceding cycle, and two resistive elements for switching the reference potential in accordance with an output signal of the latch circuit. Thus, the reference potential is switched in accordance with the logic level of the input signal in the preceding cycle, allowing accurate determination of the logic level of the input signal.

REFERENCES:
patent: 5321653 (1994-06-01), Suh et al.
patent: 5677643 (1997-10-01), Tomita
patent: 5867047 (1999-02-01), Kraus
patent: 6160423 (2000-12-01), Haq
patent: 6255859 (2001-07-01), Haq
patent: 6275959 (2001-08-01), Ransijn
patent: 6297671 (2001-10-01), Shih et al.
patent: 6317369 (2001-11-01), Kubo et al.
patent: 6614270 (2003-09-01), Okamoto et al.
patent: 2003/0001644 (2003-01-01), Chao et al.
patent: 199-46-757 (2000-04-01), None
patent: 09-270700 (1997-10-01), None
patent: 1999-0081046 (1999-11-01), None
patent: 2001-0008981 (2001-02-01), None
patent: WO 99/48260 (1999-09-01), None
“JAZiO High Speed Digital I/O Signal Switching Technology”, JAZiO Inc. Jul. 20, 2000.
“JAZiO details digital I/O scheme”, Peter Clarke, EE Times, Jun. 15, 2000.

Affiliated with

Also associated with

Rating

Level determination circuit determining logic level of input... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Level determination circuit determining logic level of input..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level determination circuit determining logic level of input... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3701231