Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1984-01-31
1987-08-25
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307451, 307473, 307475, 307570, 307270, 307303, 357 40, 357 72, H03K 1901, H03K 19013, H03K 19017
Patent
active
046895035
ABSTRACT:
In an input level converter for TTL-CMOS level conversion (or other conversion to CMOS) for an internal logic block operating with CMOS levels, an output transistor for executing the charge or discharge of the output capacitance thereof is formed of a bipolar transistor. Thus, the propagation delay times and their capacitance-dependencies of the input level converter can be lessened. Similarly, in an output level converter for CMOS-TTL level conversion (or other conversion from CMOS) for the internal logic block operating with the CMOS levels, an output transistor for executing the charge or discharge of the output load capacitance thereof is formed of a bipolar transistor. Thus, the propagation delay times and their capacitance-dependencies of the output level converter can also be lessened.
REFERENCES:
patent: 3631528 (1971-12-01), Green
patent: 3879619 (1975-04-01), Pleshko
patent: 3958136 (1974-08-01), Schroeder
patent: 4278897 (1981-07-01), Ohno et al.
patent: 4280065 (1981-07-01), Minato et al.
patent: 4301383 (1981-11-01), Taylor
patent: 4425516 (1984-01-01), Wanlass
Sechler, "High-Input Impedance TTL Receiver Circuit", IBM Tech. Disc. Bull., vol. 18, No. 12, May 1976, pp. 4088-4090.
The TTL Data Book for Design Engineers, 2nd ed., pub. by Texas Instruments, Inc., 1976, pp. 4-6.
Chin, IBM Tech. Discl. Bull., vol. 16, No. 11, Apr. 74, pp. 3570-3571.
Kraft, IBM Tech. Disc. Bull., vol. 16, No. 8, Jan. 74, pp. 2677-2678.
Lin, IEEE Trans. on Electron Dev., vol. ED-16, No. 11, Nov. 69, pp. 945-951.
Castrucci, IBM Tech. Disc. Bull., vol. 16, No. 8, Jan. '74 pp. 2719-2720.
Akabane, "Bi-CMOS Device" Denshi-zairyo, Aug. '78, pp. 44-49, (Translation Provided).
Akabane, Test for Lecture on "Process Technology for Bi-CMOS Devices", Jan. 23, 1981, pp. 1-21, (Translation Provided).
Tsubone, Oki Electric R&D 114, vol. 48, No. 2, Sep. '81, pp. 39-44.
Hoefflinger, "New CMOS Technologies Inst. Phys. Conf." Ser. No. 57, 1980, pp. 85-139.
Egawa, Nikkei Electronics, Jan. '81, pp. 131-157 (Translation Provided).
Iwamura Masahiro
Kadono Shinji
Masuda Ikuro
Matsubara Toshiaki
Suzuki Yukio
Hitachi , Ltd.
Hudspeth D. R.
Miller Stanley D.
LandOfFree
Level conversion circuitry for a semiconductor integrated circui does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level conversion circuitry for a semiconductor integrated circui, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level conversion circuitry for a semiconductor integrated circui will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1924488