Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2006-07-12
2008-07-22
Tan, Vibol (Department: 2819)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000, C257S357000, C257S786000
Reexamination Certificate
active
07403361
ABSTRACT:
In a level conversion circuit mounted in an integrated circuit device using a plurality of high- and low-voltage power supplies, the input to the differential inputs are provided. In a level-down circuit, MOS transistors that are not supplied with 3.3 V between the gate and drain and between the gate and source use a thin oxide layer. In a level-up circuit, a logic operation function is provided.
REFERENCES:
patent: 4868415 (1989-09-01), Dunn
patent: 4939478 (1990-07-01), Heimsch et al.
patent: 5329182 (1994-07-01), Yu
patent: 5367205 (1994-11-01), Powell
patent: 5410266 (1995-04-01), Manley
patent: 5489859 (1996-02-01), Kawaguchi et al.
patent: 5559996 (1996-09-01), Fujioka
patent: 5576639 (1996-11-01), Park
patent: 5635859 (1997-06-01), Yokota et al.
patent: 5659258 (1997-08-01), Tanabe et al.
patent: 5666070 (1997-09-01), Merritt et al.
patent: 5679971 (1997-10-01), Tamba et al.
patent: 5754059 (1998-05-01), Tanghe et al.
patent: 5831447 (1998-11-01), Chaw
patent: 5939762 (1999-08-01), Lien
patent: 5952847 (1999-09-01), Plants et al.
patent: 5973509 (1999-10-01), Taniguchi et al.
patent: 6023175 (2000-02-01), Nunomiya et al.
patent: 6043539 (2000-03-01), Sugasawara
patent: 6087895 (2000-07-01), Ono
patent: 6111426 (2000-08-01), Gaultier
patent: 6163170 (2000-12-01), Takinomi
patent: 6222385 (2001-04-01), Kang
patent: 6249145 (2001-06-01), Tanaka et al.
patent: 6307236 (2001-10-01), Matsuzaki et al.
patent: 6605963 (2003-08-01), Kitamoto et al.
patent: 6667865 (2003-12-01), Duvvury et al.
patent: 6724603 (2004-04-01), Miller et al.
patent: 6970336 (2005-11-01), Stockinger et al.
patent: 6979908 (2005-12-01), Ko
patent: 7019367 (2006-03-01), Henrion et al.
patent: 0 334 050 (1989-09-01), None
patent: 4-150222 (1992-05-01), None
patent: 4-268818 (1992-09-01), None
Miyamoto Manabu
Mizuno Hiroyuki
Nishiyama Rie
Tanaka Kazuo
Hitachi ULSI Systems Co. Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Renesas Technology
Tan Vibol
LandOfFree
Level conversion circuit and semiconductor integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Level conversion circuit and semiconductor integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Level conversion circuit and semiconductor integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3965745