Legalization of VLSI circuit placement with blockages using...

Details Legalization of VLSI circuit placement with blockages using... Legalization of VLSI circuit placement with blockages using...

2011-04-26

2011-04-26

Lin, Sun J (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Physical design processing

C716S118000, C716S122000, C716S123000, C716S124000

Reexamination Certificate

active

07934188

ABSTRACT:
A hierarchical method of legalizing the placement of logic cells in the presence of blockages selectively classifies the blockages into at least two different sets based on size (large and small). Movable logic cells are relocated first among coarse regions between large blockages to remove overlaps among the cells and the large blockages without regard to small blockages (while satisfying capacity constraints of the coarse regions), and thereafter the movable logic cells are relocated among fine regions between small blockages to remove all cell overlaps (while satisfying capacity constraints of the fine regions). The coarse and fine regions may be horizontal slices of the placement region having a height corresponding to a single circuit row height of the design. Cells are relocated with minimal perturbation from the previous placement, preserving wirelength and timing optimizations. The legalization technique may utilize more than two levels of granularity with multiple relocation stages.

REFERENCES:
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5191542 (1993-03-01), Murofushi
patent: 5619419 (1997-04-01), D'Haeseleer et al.
patent: 6536024 (2003-03-01), Hathaway
patent: 6671867 (2003-12-01), Alpert et al.
patent: 6948143 (2005-09-01), Donelly et al.
patent: 7636876 (2009-12-01), Srinivasan et al.
patent: 2004/0225982 (2004-11-01), Donelly et al.
patent: 2006/0031802 (2006-02-01), Alpert et al.

Affiliated with

Also associated with

Rating

Legalization of VLSI circuit placement with blockages using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Legalization of VLSI circuit placement with blockages using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Legalization of VLSI circuit placement with blockages using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2681790