Least mean square (LMS) engine for multilevel signal

Details Least mean square (LMS) engine for multilevel signal Least mean square (LMS) engine for multilevel signal

2007-03-15

2011-10-18

Flores, Leon (Department: 2611)

Pulse or digital communications

Equalizers

C375S230000, C375S231000, C375S232000, C375S233000, C375S234000, C333S018000, C333S02800T

Reexamination Certificate

active

08040943

ABSTRACT:
A method and an apparatus for slicing a multilevel analog signal using a two-level slicer having one threshold level to generate an analog error signal. The method may be performed by delaying a received multilevel analog signal in a plurality of serial analog stages (n), further delaying a multilevel analog signal tapped from stage n, combining the further delayed signal from stage n with an analog error signal e(t) to provide an analog weighting function Wn, wherein the combining of the delayed signal from stage n with Wnresults in a plurality of signals XnWn, summing the plurality of signals XnWn, slicing a multilevel analog signal resulting from the summing of the plurality of signals XnWnusing one threshold level to generate the analog error signal e(t), and combining the delayed signal from stage n with Wn.

REFERENCES:
patent: 4074086 (1978-02-01), Falconer et al.
patent: 4439639 (1984-03-01), Munter et al.
patent: 4577329 (1986-03-01), Brie et al.
patent: 4918685 (1990-04-01), Tol et al.
patent: 5347539 (1994-09-01), Sridhar et al.
patent: 5744385 (1998-04-01), Hojabri
patent: 5880634 (1999-03-01), Babanezhad
patent: 5936445 (1999-08-01), Babanezhad et al.
patent: 6028479 (2000-02-01), Babanezhad
patent: 6069505 (2000-05-01), Babanezhad
patent: 6169764 (2001-01-01), Babanezhad
patent: 6256157 (2001-07-01), Biskeborn et al.
patent: 6266367 (2001-07-01), Strait
patent: 6600775 (2003-07-01), Sutterlin et al.
patent: 6778599 (2004-08-01), Doron
patent: 6795494 (2004-09-01), Phanse et al.
patent: 6909742 (2005-06-01), Leonosky
patent: 6928110 (2005-08-01), Ougo et al.
patent: 6985549 (2006-01-01), Biracree et al.
patent: 7471904 (2008-12-01), Kaneda et al.
patent: 7483479 (2009-01-01), Callicotte
patent: 7561619 (2009-07-01), Asuri et al.
patent: 7839758 (2010-11-01), Gregorian et al.
patent: 7843859 (2010-11-01), Gregorian et al.
patent: 2003/0072363 (2003-04-01), McDonald et al.
patent: 2003/0235245 (2003-12-01), Erdogan et al.
patent: 2005/0019042 (2005-01-01), Kaneda et al.
patent: 2005/0094583 (2005-05-01), Gupta et al.
patent: 2006/0262686 (2006-11-01), Wu
patent: 2008/0080598 (2008-04-01), Mo et al.
patent: 2008/0224793 (2008-09-01), Babanezhad
patent: 2010/0142604 (2010-06-01), Azenkot
patent: 0 601 636 (1989-02-01), None
patent: 2008/112328 (2008-09-01), None
John G. Proakis “Digital Communications” fourth edition 2000.
“IEEE 802 10GBASE-T Tutorial”, (Nov. 2003), 1-56.
Widrow, B. , et al., “Adaptive Antenna Systems”,Proceedings of the IEEE, Vo. 55, No. 12, Dec. 1967, 2143-2159.
PCT, International Search Report and Written Opinion for PCT International Appln. No. US2008/003625, mailed Aug. 5, 2008 (17 pages).
PCT, International Preliminary Report on Patentability for PCT International Appln. No. US2008/003625, mailed Sep. 15, 2009 (9 pages).
Smolka, Georg J., “Alalog CMOS Circuits for ISDN”,ISCAS '88, Siemens AG, Components Group, 8000 Munich, West Germany, (1988), 1927-1930.
USPTO Office Action dated Nov. 23, 2009, in the patent application entitled “Joint Phased Training of Equalizer and Echo Canceller”, with U.S. Appl. No. 11/724,816, filed Mar. 15, 2007.
USPTO Office Action dated Jun. 14, 2010, in the patent application entitled “Joint Phased Training of Equalizer and Echo Canceller”, with U.S. Appl. No. 11/724,816, filed Mar. 15, 2007.
USPTO Office Action dated Nov. 17, 2010, in the patent application entitled “Joint Phased Training of Equalizer and Echo Canceller”, with U.S. Appl. No. 11/724,816, filed Mar. 15, 2007.
USPTO Office Action dated Apr. 1, 2010, in the patent application entitled “Analog Encoder Based Slicer”, with U.S. Appl. No. 11/724,881, filed Mar. 15, 2007.
USPTO Office Action dated Nov. 3, 2010, in the patent application entitled “Analog Encoder Based Slicer”, with U.S. Appl. No. 11/724,881, filed Mar. 15, 2007.
U.S. Appl. No. 12/406,025, filed Mar. 17, 2009, Method and Apparatus for Estimating Delay Difference Between Data Path and Error Path Using a Least Mean Square Unit, Gaurav Malhotra.
U.S. Appl. No. 11/724,881, filed Mar. 15, 2007, Analog Encoder Based Slicer, Joseph N. Babanezhad.

Affiliated with

Also associated with

Rating

Least mean square (LMS) engine for multilevel signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Least mean square (LMS) engine for multilevel signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Least mean square (LMS) engine for multilevel signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4291373