Patent
1995-03-09
1996-01-09
Downs, Robert W.
G06F 1518
Patent
active
054836204
ABSTRACT:
A Neural synapse processor apparatus having a neuron architecture for the synapse processing elements of the apparatus. The apparatus which we prefer will have a N neuron structure having synapse processing units that contain instruction and data storage units, receive instructions and data, and execute instructions. The N neuron structure should contain communicating adder trees, neuron activation function units, and an arrangement for communicating both instructions, data, and the outputs of neuron activation function units back to the input synapse processing units by means of the communicating adder trees. The apparatus can be structured as a bit-serial or word parallel system. The preferred structure contains N.sup.2 synapse processing units, each associated with a connection weight in the N neural network to be emulated, placed in the form of a N by N matrix that has been folded along the diagonal and made up of diagonal cells and general cells. Diagonal cells, each utilizing a single synapse processing unit, are associated with the diagonal connection weights of the folded N by N connection weight matrix and general cells, each of which has two synapse processing units merged together, and which are associated with the symmetric connection weights of the folded N by N connection weight matrix. The back-propagation learning algorithm is first discussed followed by a presentation of the learning machine synapse processor architecture. An example implementation of the back-propagation learning algorithm is then presented. This is followed by a Boltzmann like machine example and data parallel examples mapped onto the architecture
REFERENCES:
IEEE, 1988, "Mapping Signal Processing Algorithms To Fixed Architectures", V2.10, by Stewart, pp. 2037-2040.
"Parallel Distributed Processing" Rumelhart et al, vol. 1 MIT Press 1986, Foundations Cambridge, Mass.
"A Systolic Neural Network Architecture . . . " Hwang et al, IEEE Trans on Acoustics.. vol. 37 No. 12 pp. 1967-1979, 1989.
"Neural Networks Primer--Part III" Al Expert, M. Caudill, pp. 53-59, Jun. 1988.
"Adaptive Switching Circuits" IRE Wescon Convention Report B. Widrow et al, pp., 96-104, 1960.
"Competitive Learning: From Interactive Activation to . . . " Cognitive Science 11, Grossberg, pp. 23-63, 1987.
"A Logic Design Structure for Testability" Eichelberger et al, Proceedings 14th Design Automatoin Conf., IEEE, 1977.
"Neurons with Graded Response Have Collective . . . " Hopfield Proceedings of the Nat'l Acad. of Sci. pp. 3088-3092, May 1984.
"A Learing Algorithm for Boltzmann Machine" Ackley et al Cognitive Science 9, pp. 147-169, 1985.
"Explorations in Parallel Distributed Processing: . . . " McClelland et al., Cambridge, Mass., MIT Press, 1988.
"Neural Networks and Physical Systems . . . " Proceedings of the Nat'l Academy of Sciences 79, pp. 2554-2558, 1982.
Implementing Neural Nets with Programmable Logic; Vidal IEE Trans. on Acoustics . . . vol. 36, No. 7 pp. 1180-1190 Jul. 1988.
Design of Parallel Hardware Neural Network Systems.. Eberhardt et al; IJCNN: vol. 2 Jun. 18, 1989 pp. II 183-190.
"Mapping Signal Processing Algorithms to Fixed Architectures", Robert W. Stewart, University of Strathclyde, Scotland, U.K., 1988 IEEE.
Delgado-Frias Jose G.
Pechanek Gerald G.
Vassiliadis Stamatis
Augspurger Lynn L.
Downs Robert W.
International Business Machines Corp.
Shkurko Eugene I.
LandOfFree
Learning machine synapse processor system apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Learning machine synapse processor system apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Learning machine synapse processor system apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1308643