Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
1998-05-20
2001-12-11
Williams, Alexander O. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S674000, C257S676000, C257S696000, C257S698000, C257S670000, C257S672000, C257S692000, C257S671000
Reexamination Certificate
active
06329705
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a leadframe which includes offsets that extend transversely from a major plane thereof. Particularly, the offsets of the leadframe extend from the leadframe at a non-perpendicular angle. More particularly, the offsets of the present invention reduce stress in the package by optimally positioning the die and, thus, prevent or reduce warpage, bending, or skewing of a packaged semiconductor device into which the offsets are incorporated.
2. Background of Related Art
With reference to
FIG. 1
, a conventional packaged semiconductor device
10
typically includes a semiconductor device
14
, which is also referred to as a die, leads
26
operatively connected to the semiconductor device, and a filled-polymer packaging material
16
, which is also typically referred to as an “encapsulant.” Packaging material
16
defines a package
18
that surrounds at least a portion of each of semiconductor device
14
and its associated leads
26
.
Various types of leadframes have been employed in the packaging of semiconductor devices.
FIG. 1
illustrates an exemplary, conventional leadframe
20
, which includes a die paddle
22
, a tie bar
24
, and a plurality of leads
26
extending at least partially outwardly toward a frame (not shown), or periphery, of leadframe
20
. Typically, the leads
26
extend through the packaging material
16
of the packaged semiconductor device
10
and externally thereof in order to facilitate the establishment of an electrical connection between the leads and a carrier substrate such as a printed circuit board (PCB). Leadframes that do not include a die paddle, which are typically referred to as “paddle-less” leadframes, such as “leads-over-chip” (LOC) configured leadframes and “leads-under-clhip” (LUC) configured leadframes, are also employed in conventional packaged semiconductor devices.
The tendency of a packaged semiconductor device to warp, bend, or skew when subjected to temperature changes or high temperatures, such as during the solidification of the molten packaging material following encapsulation or during the operation of the finished packaged semiconductor device, has long been a concern to designers and manufacturers of packaged semiconductor devices (“dice”). As the die, packaging material, leads and other packaged semiconductor device components undergo temperature changes or are subjected to high temperatures, the diverse coefficients of thermal expansion of these various components may cause the packaged semiconductor device of which they are a part to expand, warp, bend, skew, or otherwise distort. Typically, the higher the temperature to which the die, packaging material, leads and other packaged semiconductor device components are subjected, the greater the tendency toward warpage, bending, or other shape changes in the package. With the ever-increasing circuit densities and reduced sizes of state of the art semiconductor devices, the operating temperatures of many such devices are also ever-increasing. Thus, state of the art packaged semiconductor devices have an increased tendency for warpage, bending, skewing and other dimensional distortions.
Some packaged semiconductor devices include stiffening elements to counteract such warpage, bending, or skewing. Exemplary packaged semiconductor devices that include stiffening elements are disclosed in U.S. Pat. No. 5,644,161 (the “'161 patent), which issued to Carmen D. Burns on Jul. 1, 1997, and U.S. Pat. No. 5,369,058 (the “'058 patent”), which issued to Carmen D. Burns et al. on Nov. 29, 1994. The stiffening elements of the '161 and '058 patents are warp-resistant metal layers that are disposed proximate both of the major surfaces of the semiconductor device and are substantially coextensive with the major surfaces. Such stiffening elements are, however, somewhat undesirable from the standpoint that they are separate from the leadframe, and therefore, additional assembly steps are required during packaging of the semiconductor device. Thus, packaging costs and the likelihood of damaging the semiconductor device during packaging are increased. Since these stiffening elements are additional to the leadframe, they may also undesirably increase the size of the packaged semiconductor device. Moreover, the stiffening elements of the '161 and '058 patents are substantially parallel to the major plane of the leadframe of the packaged semiconductor device and, thus, are not likely to provide any added heat sink properties to the packaged semiconductor device. Therefore, these stiffening elements do not counteract warpage, bending, or skewing of the packaged semiconductor device in directions that are substantially parallel to a plane in which a substantial portion of the leadframe is located.
During many conventional packaging processes, such as transfer molding and injection molding processes, a semiconductor device may be displaced within a cavity of a mold and the leads bent or disassociated from the semiconductor device by the hydraulic forces of the molten packaging material during its introduction into the mold cavity. Thus, the orientation of the semiconductor device relative to the exterior surface of the package may be altered. Such displacement of the semiconductor device may force the semiconductor device against an inner surface of the cavity, which could damage the semiconductor device or, at the least, compromise the integrity of the package. Non-optimal positioning of a semiconductor device within a package also changes the designed balance of the package, which causes residual stresses within the package.
U.S. Pat. No. 5,570,272 (the “'272 patent”), which issued to Patrick Variot on Oct. 29, 1996, and U.S. Pat. No. 5,692,296 (the “'296 patent”), which issued to Patrick Variot on Dec. 2, 1997, each disclose a leadframe that has been configured to counteract displacement of the leadframe-semiconductor device assembly within a mold during the introduction of a packaging material into the cavity thereof and which includes a heat sink that is exposed to an outer surface of the package. The leadframe of the '272 and '296 patents includes tie bars that extend perpendicularly upward relative to the plane of the leadframe a sufficient distance that, when placed within a cavity of a mold, the tie bars will force a heat sink that is disposed beneath the leadframe into contact with an inner surface of the cavity. As the leadframe is positioned within a cavity of a mold, the tie bars abut an inner surface of the cavity and force the leadframe and heat sink against an opposite inner surface of the cavity in order to secure the leadframe within the cavity. Thus, as molten packaging material is introduced into the cavity, the perpendicularly extending tie bars resist any tendency of the hydraulic force of the molten packaging material to “lift” the assembly in the mold cavity, holding the leadframe and the semiconductor device carried thereon in place as the packaging material is introduced into the cavity, and preventing packaging material from covering the bottom surface of the heat sink.
The perpendicularly extending tie bars of the leadframe of the '272 and '296 patents are, however, somewhat undesirable because, as a mold is closed around that leadframe, the tie bar extensions contact the inner surface of the mold cavity, and may exert force thereagainst, which may scratch or otherwise damage the wall surfaces of the cavity. Damaging the interior surfaces of the mold cavity may cause aesthetic changes to the finished packaged semiconductor device, may hinder release of the package from the mold, and may adversely affect the ability of conventional transfer equipment to properly handle the packaged semiconductor device during subsequent assembly or testing steps, which may cause such equipment to drop or otherwise mishandle the packaged semiconductor device, and thereby increase failure rates. Furthermore, since the tie bars extend perpendicularly
Micro)n Technology, Inc.
TraskBritt
Williams Alexander O.
LandOfFree
Leadframes including offsets extending from a major plane... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Leadframes including offsets extending from a major plane..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leadframes including offsets extending from a major plane... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2556474