Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Patent
1998-05-26
2000-10-31
Guay, John
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
438111, 438611, 438613, H01L 2148
Patent
active
061401536
ABSTRACT:
To enable readily forming the etching stop layer of a lead frame with multilayer structure by plating without using a large-scale device, enhance adhesive strength between the etching stop layer and an adjacent metal layer and prevent peeling caused by deterioration caused by the invasion of a chemical between the etching stop layer and each adjacent metal layer from occurring, an etching stop layer is formed by nickel or a nickel alloy in a method of manufacturing a lead frame at least provided with an etching process for selectively etching metal layers using an etching stop layer as an etching stopper in a state in which a thick metal layer is formed on one side of the etching stop layer as an intermediate layer and a thin metal layer is formed on the other side and a process for etching the etching stop layer using the metal layers on both sides as a mask.
REFERENCES:
patent: 4967313 (1990-10-01), Berner
patent: 5221428 (1993-06-01), Ohsawa et al.
patent: 5359222 (1994-10-01), Okutomo et al.
patent: 5422514 (1995-06-01), Friswold et al.
patent: 5437764 (1995-08-01), Ohsawa et al.
patent: 5474957 (1995-12-01), Urushima
patent: 5481798 (1996-01-01), Ohsawa et al.
patent: 5541447 (1996-07-01), Maejima et al.
patent: 5656550 (1997-08-01), Tsuji et al.
patent: 5659198 (1997-08-01), Okutomo et al.
patent: 5756377 (1998-05-01), Ohsawa
patent: 5843810 (1998-12-01), Sato et al.
patent: 5886399 (1999-03-01), Ohsawa et al.
patent: 5945741 (1999-08-01), Ohsawa et al.
patent: 5982033 (1999-11-01), Ohsawa et al.
patent: 6020626 (2000-02-01), Ohsawa et al.
patent: 6051450 (2000-04-01), Ohsawa et al.
Kusano Hidetoshi
Ohsawa Kenji
Chambliss Alonzo
Guay John
Sony Corporation
LandOfFree
Lead frame, the manufacturing method, semiconductor device and t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Lead frame, the manufacturing method, semiconductor device and t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lead frame, the manufacturing method, semiconductor device and t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2050339